|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
Declarations
include/llvm/CodeGen/MachineBasicBlock.h 341 bool isLiveIn(MCPhysReg Reg,
References
lib/CodeGen/ImplicitNullChecks.cpp 318 if (MBB->isLiveIn(*AR))
693 if (!Reg || MBB->isLiveIn(Reg))
702 if (!NC.getNotNullSucc()->isLiveIn(MO.getReg()))
lib/CodeGen/LiveRangeCalc.cpp 375 if (Register::isPhysicalRegister(PhysReg) && !MBB->isLiveIn(PhysReg)) {
lib/CodeGen/MachineBasicBlock.cpp 500 bool LiveIn = isLiveIn(PhysReg);
lib/CodeGen/MachineCSE.cpp 690 if (!MBB->isLiveIn(LiveIn.second))
lib/CodeGen/MachineLICM.cpp 575 if (!BB->isLiveIn(Reg))
1031 } else if (CurLoop->getHeader()->isLiveIn(Reg)) {
lib/CodeGen/MachineSink.cpp 884 if (SuccToSinkTo->isLiveIn(Reg))
1173 if (!SuccBB->isLiveIn(Reg))
lib/CodeGen/PrologEpilogInserter.cpp 511 if (!MRI.isReserved(Reg) && !MBB->isLiveIn(Reg))
524 if (!MBB.isLiveIn(DstReg))
lib/Target/AArch64/AArch64ConditionOptimizer.cpp 156 if (SuccBB->isLiveIn(AArch64::NZCV))
lib/Target/AArch64/AArch64InstrInfo.cpp 1275 if (BB->isLiveIn(AArch64::NZCV))
lib/Target/AArch64/AArch64RedundantCopyElimination.cpp 455 if (!MBB->isLiveIn(KnownReg))
lib/Target/AMDGPU/SIInstrInfo.cpp 1260 if (!Entry.isLiveIn(Reg))
lib/Target/AMDGPU/SIOptimizeExecMasking.cpp 260 if (Succ->isLiveIn(Reg))
lib/Target/ARM/ARMBaseInstrInfo.cpp 3159 if ((*SI)->isLiveIn(ARM::CPSR))
lib/Target/ARM/ARMISelLowering.cpp10386 if (succ->isLiveIn(ARM::CPSR))
lib/Target/ARM/Thumb2SizeReduction.cpp 1033 bool LiveCPSR = MBB.isLiveIn(ARM::CPSR);
lib/Target/AVR/AVRFrameLowering.cpp 252 bool IsNotLiveIn = !MBB.isLiveIn(Reg);
lib/Target/Hexagon/HexagonFrameLowering.cpp 788 if (!MBB.isLiveIn(R.getReg()))
829 if (!MBB.isLiveIn(R.getReg()))
lib/Target/Hexagon/HexagonNewValueJump.cpp 541 if (succMBB->isLiveIn(predReg))
lib/Target/Lanai/LanaiInstrInfo.cpp 424 if ((*SI)->isLiveIn(Lanai::SR))
lib/Target/Mips/MipsDelaySlotFiller.cpp 341 if (!MBB.isLiveIn(R))
lib/Target/Mips/MipsSEFrameLowering.cpp 509 if (!MBB.isLiveIn(ABI.GetEhDataReg(I)))
lib/Target/PowerPC/PPCPreEmitPeephole.cpp 276 if (SuccMBB->isLiveIn(CRBit) || SuccMBB->isLiveIn(CRReg)) {
276 if (SuccMBB->isLiveIn(CRBit) || SuccMBB->isLiveIn(CRReg)) {
lib/Target/Sparc/SparcFrameLowering.cpp 356 if (!MBB->isLiveIn(reg))
362 if (!MBB->isLiveIn(reg))
lib/Target/SystemZ/SystemZElimCompare.cpp 109 if ((*SI)->isLiveIn(SystemZ::CC))
lib/Target/SystemZ/SystemZFrameLowering.cpp 122 bool IsLive = MBB.isLiveIn(GPR64) || MBB.isLiveIn(GPR32);
122 bool IsLive = MBB.isLiveIn(GPR64) || MBB.isLiveIn(GPR32);
lib/Target/SystemZ/SystemZISelLowering.cpp 6537 if ((*SI)->isLiveIn(SystemZ::CC))
lib/Target/X86/X86CmovConversion.cpp 583 if ((*I)->isLiveIn(X86::EFLAGS))
lib/Target/X86/X86ExpandPseudo.cpp 107 if (!MBB->isLiveIn(X86::EFLAGS))
lib/Target/X86/X86FlagsCopyLowering.cpp 458 while (TestMBB->isLiveIn(X86::EFLAGS) && !TestMBB->pred_empty() &&
645 if (SuccMBB->isLiveIn(X86::EFLAGS) &&
lib/Target/X86/X86FrameLowering.cpp 241 if (Succ->isLiveIn(X86::EFLAGS))
359 UseLEA = STI.useLeaForSP() || MBB.isLiveIn(X86::EFLAGS);
622 const bool IsRCXLiveIn = MBB.isLiveIn(X86::RCX);
623 const bool IsRDXLiveIn = MBB.isLiveIn(X86::RDX);
2908 return !TRI->needsStackRealignment(MF) || !MBB.isLiveIn(X86::EFLAGS);
lib/Target/X86/X86ISelLowering.cpp29612 if (succ->isLiveIn(X86::EFLAGS))
31411 if (!BB->isLiveIn(BasePtr))
lib/Target/X86/X86InstrInfo.cpp 2716 if (Succ->isLiveIn(X86::EFLAGS))
3788 if (Successor->isLiveIn(X86::EFLAGS))
lib/Target/X86/X86SpeculativeLoadHardening.cpp 735 bool LiveEFLAGS = Succ.isLiveIn(X86::EFLAGS);
1072 assert(!MBB.isLiveIn(X86::EFLAGS) &&
1609 return MBB.isLiveIn(X86::EFLAGS);