|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/ARM/ARMGenAsmMatcher.inc10615 { 544 /* ldr */, ARM::t2LDRi12, Convert__Reg1_1__MemUImm12Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_MemUImm12Offset }, },
10620 { 544 /* ldr */, ARM::t2LDRi12, Convert__Reg1_2__MemUImm12Offset2_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPR, MCK_MemUImm12Offset }, },
gen/lib/Target/ARM/ARMGenDAGISel.inc27414 /* 59183*/ OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
32490 /* 71507*/ OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
gen/lib/Target/ARM/ARMGenMCCodeEmitter.inc 7518 case ARM::t2LDRi12:
lib/Target/ARM/ARMAsmPrinter.cpp 2100 EmitToStreamer(*OutStreamer, MCInstBuilder(ARM::t2LDRi12)
2107 EmitToStreamer(*OutStreamer, MCInstBuilder(ARM::t2LDRi12)
2114 EmitToStreamer(*OutStreamer, MCInstBuilder(ARM::t2LDRi12)
lib/Target/ARM/ARMBaseInstrInfo.cpp 1456 case ARM::t2LDRi12:
1862 case ARM::t2LDRi12:
1882 case ARM::t2LDRi12:
lib/Target/ARM/ARMBaseRegisterInfo.cpp 567 case ARM::t2LDRi12: case ARM::t2LDRi8:
lib/Target/ARM/ARMFastISel.cpp 627 TII.get(ARM::t2LDRi12), NewDestReg)
965 Opc = ARM::t2LDRi12;
977 Opc = isThumb2 ? ARM::t2LDRi12 : ARM::LDRi12;
2493 unsigned LdrOpc = isThumb2 ? ARM::t2LDRi12 : ARM::LDRi12;
2992 TII.get(ARM::t2LDRi12), NewDestReg)
lib/Target/ARM/ARMISelLowering.cpp 9573 BuildMI(DispatchBB, dl, TII->get(ARM::t2LDRi12), NewVReg1)
lib/Target/ARM/ARMInstructionSelector.cpp 309 STORE_OPCODE(LOAD32, LDRi12);
lib/Target/ARM/ARMLoadStoreOptimizer.cpp 222 if (Opcode == ARM::t2LDRi12 || Opcode == ARM::t2LDRi8 ||
291 case ARM::t2LDRi12:
396 return Opc == ARM::t2LDRi12 || Opc == ARM::t2LDRi8;
446 case ARM::t2LDRi12:
1349 case ARM::t2LDRi12:
1374 case ARM::t2LDRi12:
1579 case ARM::t2LDRi12:
1719 ? (isT2 ? (OffImm < 0 ? ARM::t2LDRi8 : ARM::t2LDRi12) : ARM::LDRi12)
1724 ? (isT2 ? (OffImm+4 < 0 ? ARM::t2LDRi8 : ARM::t2LDRi12) : ARM::LDRi12)
2159 } else if (Opcode == ARM::t2LDRi8 || Opcode == ARM::t2LDRi12) {
lib/Target/ARM/Disassembler/ARMDisassembler.cpp 3936 case ARM::t2LDRi12:
lib/Target/ARM/Thumb2InstrInfo.cpp 191 BuildMI(MBB, I, DL, get(ARM::t2LDRi12), DestReg)
225 expandLoadStackGuardBase(MI, ARM::t2MOV_ga_pcrel, ARM::t2LDRi12);
227 expandLoadStackGuardBase(MI, ARM::t2MOVi32imm, ARM::t2LDRi12);
369 case ARM::t2LDRi12: return ARM::t2LDRi8;
399 case ARM::t2LDRi8: return ARM::t2LDRi12;
409 case ARM::t2LDRi12:
429 case ARM::t2LDRs: return ARM::t2LDRi12;
439 case ARM::t2LDRi12:
lib/Target/ARM/Thumb2SizeReduction.cpp 131 { ARM::t2LDRi12,ARM::tLDRi, ARM::tLDRspi, 5, 8, 1, 0, 0,0, 0,1,0 },
393 if (i == 1 && (Opc == ARM::t2LDRi12 || Opc == ARM::t2STRi12))
421 case ARM::t2LDRi12: