1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002
4003
4004
4005
4006
4007
4008
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049
4050
4051
4052
4053
4054
4055
4056
4057
4058
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069
4070
4071
4072
4073
4074
4075
4076
4077
4078
4079
4080
4081
4082
4083
4084
4085
4086
4087
4088
4089
4090
4091
4092
4093
4094
4095
4096
4097
4098
4099
4100
4101
4102
4103
4104
4105
4106
4107
4108
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
4133
4134
4135
4136
4137
4138
4139
4140
4141
4142
4143
4144
4145
4146
4147
4148
4149
4150
4151
4152
4153
4154
4155
4156
4157
4158
4159
4160
4161
4162
4163
4164
4165
4166
4167
4168
4169
4170
4171
4172
4173
4174
4175
4176
4177
4178
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195
4196
4197
4198
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208
4209
4210
4211
4212
4213
4214
4215
4216
4217
4218
4219
4220
4221
4222
4223
4224
4225
4226
4227
4228
4229
4230
4231
4232
4233
4234
4235
4236
4237
4238
4239
4240
4241
4242
4243
4244
4245
4246
4247
4248
4249
4250
4251
4252
4253
4254
4255
4256
4257
4258
4259
4260
4261
4262
4263
4264
4265
4266
4267
4268
4269
4270
4271
4272
4273
4274
4275
4276
4277
4278
4279
4280
4281
4282
4283
4284
4285
4286
4287
4288
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
4319
4320
4321
4322
4323
4324
4325
4326
4327
4328
4329
4330
4331
4332
4333
4334
4335
4336
4337
4338
4339
4340
4341
4342
4343
4344
4345
4346
4347
4348
4349
4350
4351
4352
4353
4354
4355
4356
4357
4358
4359
4360
4361
4362
4363
4364
4365
4366
4367
4368
4369
4370
4371
4372
4373
4374
4375
4376
4377
4378
4379
4380
4381
4382
4383
4384
4385
4386
4387
4388
4389
4390
4391
4392
4393
4394
4395
4396
4397
4398
4399
4400
4401
4402
4403
4404
4405
4406
4407
4408
4409
4410
4411
4412
4413
4414
4415
4416
4417
4418
4419
4420
4421
4422
4423
4424
4425
4426
4427
4428
4429
4430
4431
4432
4433
4434
4435
4436
4437
4438
4439
4440
4441
4442
4443
4444
4445
4446
4447
4448
4449
4450
4451
4452
4453
4454
4455
4456
4457
4458
4459
4460
4461
4462
4463
4464
4465
4466
4467
4468
4469
4470
4471
4472
4473
4474
4475
4476
4477
4478
4479
4480
4481
4482
4483
4484
4485
4486
4487
4488
4489
4490
4491
4492
4493
4494
4495
4496
4497
4498
4499
4500
4501
4502
4503
4504
4505
4506
4507
4508
4509
4510
4511
4512
4513
4514
4515
4516
4517
4518
4519
4520
4521
4522
4523
4524
4525
4526
4527
4528
4529
4530
4531
4532
4533
4534
4535
4536
4537
4538
4539
4540
4541
4542
4543
4544
4545
4546
4547
4548
4549
4550
4551
4552
4553
4554
4555
4556
4557
4558
4559
4560
4561
4562
4563
4564
4565
4566
4567
4568
4569
4570
4571
4572
4573
4574
4575
4576
4577
4578
4579
4580
4581
4582
4583
4584
4585
4586
4587
4588
4589
4590
4591
4592
4593
4594
4595
4596
4597
4598
4599
4600
4601
4602
4603
4604
4605
4606
4607
4608
4609
4610
4611
4612
4613
4614
4615
4616
4617
4618
4619
4620
4621
4622
4623
4624
4625
4626
4627
4628
4629
4630
4631
4632
4633
4634
4635
4636
4637
4638
4639
4640
4641
4642
4643
4644
4645
4646
4647
4648
4649
4650
4651
4652
4653
4654
4655
4656
4657
4658
4659
4660
4661
4662
4663
4664
4665
4666
4667
4668
4669
4670
4671
4672
4673
4674
4675
4676
4677
4678
4679
4680
4681
4682
4683
4684
4685
4686
4687
4688
4689
4690
4691
4692
4693
4694
4695
4696
4697
4698
4699
4700
4701
4702
4703
4704
4705
4706
4707
4708
4709
4710
4711
4712
4713
4714
4715
4716
4717
4718
4719
4720
4721
4722
4723
4724
4725
4726
4727
4728
4729
4730
4731
4732
4733
4734
4735
4736
4737
4738
4739
4740
4741
4742
4743
4744
4745
4746
4747
4748
4749
4750
4751
4752
4753
4754
4755
4756
4757
4758
4759
4760
4761
4762
4763
4764
4765
4766
4767
4768
4769
4770
4771
4772
4773
4774
4775
4776
4777
4778
4779
4780
4781
4782
4783
4784
4785
4786
4787
4788
4789
4790
4791
4792
4793
4794
4795
4796
4797
4798
4799
4800
4801
4802
4803
4804
4805
4806
4807
4808
4809
4810
4811
4812
4813
4814
4815
4816
4817
4818
4819
4820
4821
4822
4823
4824
4825
4826
4827
4828
4829
4830
4831
4832
4833
4834
4835
4836
4837
4838
4839
4840
4841
4842
4843
4844
4845
4846
4847
4848
4849
4850
4851
4852
4853
4854
4855
4856
4857
4858
4859
4860
4861
4862
4863
4864
4865
4866
4867
4868
4869
4870
4871
4872
4873
4874
4875
4876
4877
4878
4879
4880
4881
4882
4883
4884
4885
4886
4887
4888
4889
4890
4891
4892
4893
4894
4895
4896
4897
4898
4899
4900
4901
4902
4903
4904
4905
4906
4907
4908
4909
4910
4911
4912
4913
4914
4915
4916
4917
4918
4919
4920
4921
4922
4923
4924
4925
4926
4927
4928
4929
4930
4931
4932
4933
4934
4935
4936
4937
4938
4939
4940
4941
4942
4943
4944
4945
4946
4947
4948
4949
4950
4951
4952
4953
4954
4955
4956
4957
4958
4959
4960
4961
4962
4963
4964
4965
4966
4967
4968
4969
4970
4971
4972
4973
4974
4975
4976
4977
4978
4979
4980
4981
4982
4983
4984
4985
4986
4987
4988
4989
4990
4991
4992
4993
4994
4995
4996
4997
4998
4999
5000
5001
5002
5003
5004
5005
5006
5007
5008
5009
5010
5011
5012
5013
5014
5015
5016
5017
5018
5019
5020
5021
5022
5023
5024
5025
5026
5027
5028
5029
5030
5031
5032
5033
5034
5035
5036
5037
5038
5039
5040
5041
5042
5043
5044
5045
5046
5047
5048
5049
5050
5051
5052
5053
5054
5055
5056
5057
5058
5059
5060
5061
5062
5063
5064
5065
5066
5067
5068
5069
5070
5071
5072
5073
5074
5075
5076
5077
5078
5079
5080
5081
5082
5083
5084
5085
5086
5087
5088
5089
5090
5091
5092
5093
5094
5095
5096
5097
5098
5099
5100
5101
5102
5103
5104
5105
5106
5107
5108
5109
5110
5111
5112
5113
5114
5115
5116
5117
5118
5119
5120
5121
5122
5123
5124
5125
5126
5127
5128
5129
5130
5131
5132
5133
5134
5135
5136
5137
5138
5139
5140
5141
5142
5143
5144
5145
5146
5147
5148
5149
5150
5151
5152
5153
5154
5155
5156
5157
5158
5159
5160
5161
5162
5163
5164
5165
5166
5167
5168
5169
5170
5171
5172
5173
5174
5175
5176
5177
5178
5179
5180
5181
5182
5183
5184
5185
5186
5187
5188
5189
5190
5191
5192
5193
5194
5195
5196
5197
5198
5199
5200
5201
5202
5203
5204
5205
5206
5207
5208
5209
5210
5211
5212
5213
5214
5215
5216
5217
5218
5219
5220
5221
5222
5223
5224
5225
5226
5227
5228
5229
5230
5231
5232
5233
5234
5235
5236
5237
5238
5239
5240
5241
5242
5243
5244
5245
5246
5247
5248
5249
5250
5251
5252
5253
5254
5255
5256
5257
5258
5259
5260
5261
5262
5263
5264
5265
5266
5267
5268
5269
5270
5271
5272
5273
5274
5275
5276
5277
5278
5279
5280
5281
5282
5283
5284
5285
5286
5287
5288
5289
5290
5291
5292
5293
5294
5295
5296
5297
5298
5299
5300
5301
5302
5303
5304
5305
5306
5307
5308
5309
5310
5311
5312
5313
5314
5315
5316
5317
5318
5319
5320
5321
5322
5323
5324
5325
5326
5327
5328
5329
5330
5331
5332
5333
5334
5335
5336
5337
5338
5339
5340
5341
5342
5343
5344
5345
5346
5347
5348
5349
5350
5351
5352
5353
5354
5355
5356
5357
5358
5359
5360
5361
5362
5363
5364
5365
5366
5367
5368
5369
5370
5371
5372
5373
5374
5375
5376
5377
5378
5379
5380
5381
5382
5383
5384
5385
5386
5387
5388
5389
5390
5391
5392
5393
5394
5395
5396
5397
5398
5399
5400
5401
5402
5403
5404
5405
5406
5407
5408
5409
5410
5411
5412
5413
5414
5415
5416
5417
5418
5419
5420
5421
5422
5423
5424
5425
5426
5427
5428
5429
5430
5431
5432
5433
5434
5435
5436
5437
5438
5439
5440
5441
5442
5443
5444
5445
5446
5447
5448
5449
5450
5451
5452
5453
5454
5455
5456
5457
5458
5459
5460
5461
5462
5463
5464
5465
5466
5467
5468
5469
5470
5471
5472
5473
5474
5475
5476
5477
5478
5479
5480
5481
5482
5483
5484
5485
5486
5487
5488
5489
5490
5491
5492
5493
5494
5495
5496
5497
5498
5499
5500
5501
5502
5503
5504
5505
5506
5507
5508
5509
5510
5511
5512
5513
5514
5515
5516
5517
5518
5519
5520
5521
5522
5523
5524
5525
5526
5527
5528
5529
5530
5531
5532
5533
5534
5535
5536
5537
5538
5539
5540
5541
5542
5543
5544
5545
5546
5547
5548
5549
5550
5551
5552
5553
5554
5555
5556
5557
5558
5559
5560
5561
5562
5563
5564
5565
5566
5567
5568
5569
5570
5571
5572
5573
5574
5575
5576
5577
5578
5579
5580
5581
5582
5583
5584
5585
5586
5587
5588
5589
5590
5591
5592
5593
5594
5595
5596
5597
5598
5599
5600
5601
5602
5603
5604
5605
5606
5607
5608
5609
5610
5611
5612
5613
5614
5615
5616
5617
5618
5619
5620
5621
5622
5623
5624
5625
5626
5627
5628
5629
5630
5631
5632
5633
5634
5635
5636
5637
5638
5639
5640
5641
5642
5643
5644
5645
5646
5647
5648
5649
5650
5651
5652
5653
5654
5655
5656
5657
5658
5659
5660
5661
5662
5663
5664
5665
5666
5667
5668
5669
5670
5671
5672
5673
5674
5675
5676
5677
5678
5679
5680
5681
5682
5683
5684
5685
5686
5687
5688
5689
5690
5691
5692
5693
5694
5695
5696
5697
5698
5699
5700
5701
5702
5703
5704
5705
5706
5707
5708
5709
5710
5711
5712
5713
5714
5715
5716
5717
5718
5719
5720
5721
5722
5723
5724
5725
5726
5727
5728
5729
5730
5731
5732
5733
5734
5735
5736
5737
5738
5739
5740
5741
5742
5743
5744
5745
5746
5747
5748
5749
5750
5751
5752
5753
5754
5755
5756
5757
5758
5759
5760
5761
5762
5763
5764
5765
5766
5767
5768
5769
5770
5771
5772
5773
5774
5775
5776
5777
5778
5779
5780
5781
5782
5783
5784
5785
5786
5787
5788
5789
5790
5791
5792
5793
5794
5795
5796
5797
5798
5799
5800
5801
5802
5803
5804
5805
5806
5807
5808
5809
5810
5811
5812
5813
5814
5815
5816
5817
5818
5819
5820
5821
5822
5823
5824
5825
5826
5827
5828
5829
5830
5831
5832
5833
5834
5835
5836
5837
5838
5839
5840
5841
5842
5843
5844
5845
5846
5847
5848
5849
5850
5851
5852
5853
5854
5855
5856
5857
5858
5859
5860
5861
5862
5863
5864
5865
5866
5867
5868
5869
5870
5871
5872
5873
5874
5875
5876
5877
5878
5879
5880
5881
5882
5883
5884
5885
5886
5887
5888
5889
5890
5891
5892
5893
5894
5895
5896
5897
5898
5899
5900
5901
5902
5903
5904
5905
5906
5907
5908
5909
5910
5911
5912
5913
5914
5915
5916
5917
5918
5919
5920
5921
5922
5923
5924
5925
5926
5927
5928
5929
5930
5931
5932
5933
5934
5935
5936
5937
5938
5939
5940
5941
5942
5943
5944
5945
5946
5947
5948
5949
5950
5951
5952
5953
5954
5955
5956
5957
5958
5959
5960
5961
5962
5963
5964
5965
5966
5967
5968
5969
5970
5971
5972
5973
5974
5975
5976
5977
5978
5979
5980
5981
5982
5983
5984
5985
5986
5987
5988
5989
5990
5991
5992
5993
5994
5995
5996
5997
5998
5999
6000
6001
6002
6003
6004
6005
6006
6007
6008
6009
6010
6011
6012
6013
6014
6015
6016
6017
6018
6019
6020
6021
6022
6023
6024
6025
6026
6027
6028
6029
6030
6031
6032
6033
6034
6035
6036
6037
6038
6039
6040
6041
6042
6043
6044
6045
6046
6047
6048
6049
6050
6051
6052
6053
6054
6055
6056
6057
6058
6059
6060
6061
6062
6063
6064
6065
6066
6067
6068
6069
6070
6071
6072
6073
6074
6075
6076
6077
6078
6079
6080
6081
6082
6083
6084
6085
6086
6087
6088
6089
6090
6091
6092
6093
6094
6095
6096
6097
6098
6099
6100
6101
6102
6103
6104
6105
6106
6107
6108
6109
6110
6111
6112
6113
6114
6115
6116
6117
6118
6119
6120
6121
6122
6123
6124
6125
6126
6127
6128
6129
6130
6131
6132
6133
6134
6135
6136
6137
6138
6139
6140
6141
6142
6143
6144
6145
6146
6147
6148
6149
6150
6151
6152
6153
6154
6155
6156
6157
6158
6159
6160
6161
6162
6163
6164
6165
6166
6167
6168
6169
6170
6171
6172
6173
6174
6175
6176
6177
6178
6179
6180
6181
6182
6183
6184
6185
6186
6187
6188
6189
6190
6191
6192
6193
6194
6195
6196
6197
6198
6199
6200
6201
6202
6203
6204
6205
6206
6207
6208
6209
6210
6211
6212
6213
6214
6215
6216
6217
6218
6219
6220
6221
6222
6223
6224
6225
6226
6227
6228
6229
6230
6231
6232
6233
6234
6235
6236
6237
6238
6239
6240
6241
6242
6243
6244
6245
6246
6247
6248
6249
6250
6251
6252
6253
6254
6255
6256
6257
6258
6259
6260
6261
6262
6263
6264
6265
6266
6267
6268
6269
6270
6271
6272
6273
6274
6275
6276
6277
6278
6279
6280
6281
6282
6283
6284
6285
6286
6287
6288
6289
6290
6291
6292
6293
6294
6295
6296
6297
6298
6299
6300
6301
6302
6303
6304
6305
6306
6307
6308
6309
6310
6311
6312
6313
6314
6315
6316
6317
6318
6319
6320
6321
6322
6323
6324
6325
6326
6327
6328
6329
6330
6331
6332
6333
6334
6335
6336
6337
6338
6339
6340
6341
6342
6343
6344
6345
6346
6347
6348
6349
6350
6351
6352
6353
6354
6355
6356
6357
6358
6359
6360
6361
6362
6363
6364
6365
6366
6367
6368
6369
6370
6371
6372
6373
6374
6375
6376
6377
6378
6379
6380
6381
6382
6383
6384
6385
6386
6387
6388
6389
6390
6391
6392
6393
6394
6395
6396
6397
6398
6399
6400
6401
6402
6403
6404
6405
6406
6407
6408
6409
6410
6411
6412
6413
6414
6415
6416
6417
6418
6419
6420
6421
6422
6423
6424
6425
6426
6427
6428
6429
6430
6431
6432
6433
6434
6435
6436
6437
6438
6439
6440
6441
6442
6443
6444
6445
6446
6447
6448
6449
6450
6451
6452
6453
6454
6455
6456
6457
6458
6459
6460
6461
6462
6463
6464
6465
6466
6467
6468
6469
6470
6471
6472
6473
6474
6475
6476
6477
6478
6479
6480
6481
6482
6483
6484
6485
6486
6487
6488
6489
6490
6491
6492
6493
6494
6495
6496
6497
6498
6499
6500
6501
6502
6503
6504
6505
6506
6507
6508
6509
6510
6511
6512
6513
6514
6515
6516
6517
6518
6519
6520
6521
6522
6523
6524
6525
6526
6527
6528
6529
6530
6531
6532
6533
6534
6535
6536
6537
6538
6539
6540
6541
6542
6543
6544
6545
6546
6547
6548
6549
6550
6551
6552
6553
6554
6555
6556
6557
6558
6559
6560
6561
6562
6563
6564
6565
6566
6567
6568
6569
6570
6571
6572
6573
6574
6575
6576
6577
6578
6579
6580
6581
6582
6583
6584
6585
6586
6587
6588
6589
6590
6591
6592
6593
6594
6595
6596
6597
6598
6599
6600
6601
6602
6603
6604
6605
6606
6607
6608
6609
6610
6611
6612
6613
6614
6615
6616
6617
6618
6619
6620
6621
6622
6623
6624
6625
6626
6627
6628
6629
6630
6631
6632
6633
6634
6635
6636
6637
6638
6639
6640
6641
6642
6643
6644
6645
6646
6647
6648
6649
6650
6651
6652
6653
6654
6655
6656
6657
6658
6659
6660
6661
6662
6663
6664
6665
6666
6667
6668
6669
6670
6671
6672
6673
6674
6675
6676
6677
6678
6679
6680
6681
6682
6683
6684
6685
6686
6687
6688
6689
6690
6691
6692
6693
6694
6695
6696
6697
6698
6699
6700
6701
6702
6703
6704
6705
6706
6707
6708
6709
6710
6711
6712
6713
6714
6715
6716
6717
6718
6719
6720
6721
6722
6723
6724
6725
6726
6727
6728
6729
6730
6731
6732
6733
6734
6735
6736
6737
6738
6739
6740
6741
6742
6743
6744
6745
6746
6747
6748
6749
6750
6751
6752
6753
6754
6755
6756
6757
6758
6759
6760
6761
6762
6763
6764
6765
6766
6767
6768
6769
6770
6771
6772
6773
6774
6775
6776
6777
6778
6779
6780
6781
6782
6783
6784
6785
6786
6787
6788
6789
6790
6791
6792
6793
6794
6795
6796
6797
6798
6799
6800
6801
6802
6803
6804
6805
6806
6807
6808
6809
6810
6811
6812
6813
6814
6815
6816
6817
6818
6819
6820
6821
6822
6823
6824
6825
6826
6827
6828
6829
6830
6831
6832
6833
6834
6835
6836
6837
6838
6839
6840
6841
6842
6843
6844
6845
6846
6847
6848
6849
6850
6851
6852
6853
6854
6855
6856
6857
6858
6859
6860
6861
6862
6863
6864
6865
6866
6867
6868
6869
6870
6871
6872
6873
6874
6875
6876
6877
6878
6879
6880
6881
6882
6883
6884
6885
6886
6887
6888
6889
6890
6891
6892
6893
6894
6895
6896
6897
6898
6899
6900
6901
6902
6903
6904
6905
6906
6907
6908
6909
6910
6911
6912
6913
6914
6915
6916
6917
6918
6919
6920
6921
6922
6923
6924
6925
6926
6927
6928
6929
6930
6931
6932
6933
6934
6935
6936
6937
6938
6939
6940
6941
6942
6943
6944
6945
6946
6947
6948
6949
6950
6951
6952
6953
6954
6955
6956
6957
6958
6959
6960
6961
6962
6963
6964
6965
6966
6967
6968
6969
6970
6971
6972
6973
6974
6975
6976
6977
6978
6979
6980
6981
6982
6983
6984
6985
6986
6987
6988
6989
6990
6991
6992
6993
6994
6995
6996
6997
6998
6999
7000
7001
7002
7003
7004
7005
7006
7007
7008
7009
7010
7011
7012
7013
7014
7015
7016
7017
7018
7019
7020
7021
7022
7023
7024
7025
7026
7027
7028
7029
7030
7031
7032
7033
7034
7035
7036
7037
7038
7039
7040
7041
7042
7043
7044
7045
7046
7047
7048
7049
7050
7051
7052
7053
7054
7055
7056
7057
7058
7059
7060
7061
7062
7063
7064
7065
7066
7067
7068
7069
7070
7071
7072
7073
7074
7075
7076
7077
7078
7079
7080
7081
7082
7083
7084
7085
7086
7087
7088
7089
7090
7091
7092
7093
7094
7095
7096
7097
7098
7099
7100
7101
7102
7103
7104
7105
7106
7107
7108
7109
7110
7111
7112
7113
7114
7115
7116
7117
7118
7119
7120
7121
7122
7123
7124
7125
7126
7127
7128
7129
7130
7131
7132
7133
7134
7135
7136
7137
7138
7139
7140
7141
7142
7143
7144
7145
7146
7147
7148
7149
7150
7151
7152
7153
7154
7155
7156
7157
7158
7159
7160
7161
7162
7163
7164
7165
7166
7167
7168
7169
7170
7171
7172
7173
7174
7175
7176
7177
7178
7179
7180
7181
7182
7183
7184
7185
7186
7187
7188
7189
7190
7191
7192
7193
7194
7195
7196
7197
7198
7199
7200
7201
7202
7203
7204
7205
7206
7207
7208
7209
7210
7211
7212
7213
7214
7215
7216
7217
7218
7219
7220
7221
7222
7223
7224
7225
7226
7227
7228
7229
7230
7231
7232
7233
7234
7235
7236
7237
7238
7239
7240
7241
7242
7243
7244
7245
7246
7247
7248
7249
7250
7251
7252
7253
7254
7255
7256
7257
7258
7259
7260
7261
7262
7263
7264
7265
7266
7267
7268
7269
7270
7271
7272
7273
7274
7275
7276
7277
7278
7279
7280
7281
7282
7283
7284
7285
7286
7287
7288
7289
7290
7291
7292
7293
7294
7295
7296
7297
7298
7299
7300
7301
7302
7303
7304
7305
7306
7307
7308
7309
7310
7311
7312
7313
7314
7315
7316
7317
7318
7319
7320
7321
7322
7323
7324
7325
7326
7327
7328
7329
7330
7331
7332
7333
7334
7335
7336
7337
7338
7339
7340
7341
7342
7343
7344
7345
7346
7347
7348
7349
7350
7351
7352
7353
7354
7355
7356
7357
7358
7359
7360
7361
7362
7363
7364
7365
7366
7367
7368
7369
7370
7371
7372
7373
7374
7375
7376
7377
7378
7379
7380
7381
7382
7383
7384
7385
7386
7387
7388
7389
7390
7391
7392
7393
7394
7395
7396
7397
7398
7399
7400
7401
7402
7403
7404
7405
7406
7407
7408
7409
7410
7411
7412
7413
7414
7415
7416
7417
7418
7419
7420
7421
7422
7423
7424
7425
7426
7427
7428
7429
7430
7431
7432
7433
7434
7435
7436
7437
7438
7439
7440
7441
7442
7443
7444
7445
7446
7447
7448
7449
7450
7451
7452
7453
7454
7455
7456
7457
7458
7459
7460
7461
7462
7463
7464
7465
7466
7467
7468
7469
7470
7471
7472
7473
7474
7475
7476
7477
7478
7479
7480
7481
7482
7483
7484
7485
7486
7487
7488
7489
7490
7491
7492
7493
7494
7495
7496
7497
7498
7499
7500
7501
7502
7503
7504
7505
7506
7507
7508
7509
7510
7511
7512
7513
7514
7515
7516
7517
7518
7519
7520
7521
7522
7523
7524
7525
7526
7527
7528
7529
7530
7531
7532
7533
7534
7535
7536
7537
7538
7539
7540
7541
7542
7543
7544
7545
7546
7547
7548
7549
7550
7551
7552
7553
7554
7555
7556
7557
7558
7559
7560
7561
7562
7563
7564
7565
7566
7567
7568
7569
7570
7571
7572
7573
7574
7575
7576
7577
7578
7579
7580
7581
7582
7583
7584
7585
7586
7587
7588
7589
7590
7591
7592
7593
7594
7595
7596
7597
7598
7599
7600
7601
7602
7603
7604
7605
7606
7607
7608
7609
7610
7611
7612
7613
7614
7615
7616
7617
7618
7619
7620
7621
7622
7623
7624
7625
7626
7627
7628
7629
7630
7631
7632
7633
7634
7635
7636
7637
7638
7639
7640
7641
7642
7643
7644
7645
7646
7647
7648
7649
7650
7651
7652
7653
7654
7655
7656
7657
7658
7659
7660
7661
7662
7663
7664
7665
7666
7667
7668
7669
7670
7671
7672
7673
7674
7675
7676
7677
7678
7679
7680
7681
7682
7683
7684
7685
7686
7687
7688
7689
7690
7691
7692
7693
7694
7695
7696
7697
7698
7699
7700
7701
7702
7703
7704
7705
7706
7707
7708
7709
7710
7711
7712
7713
7714
7715
7716
7717
7718
7719
7720
7721
7722
7723
7724
7725
7726
7727
7728
7729
7730
7731
7732
7733
7734
7735
7736
7737
7738
7739
7740
7741
7742
7743
7744
7745
7746
7747
7748
7749
7750
7751
7752
7753
7754
7755
7756
7757
7758
7759
7760
7761
7762
7763
7764
7765
7766
7767
7768
7769
7770
7771
7772
7773
7774
7775
7776
7777
7778
7779
7780
7781
7782
7783
7784
7785
7786
7787
7788
7789
7790
7791
7792
7793
7794
7795
7796
7797
7798
7799
7800
7801
7802
7803
7804
7805
7806
7807
7808
7809
7810
7811
7812
7813
7814
7815
7816
7817
7818
7819
7820
7821
7822
7823
7824
7825
7826
7827
7828
7829
7830
7831
7832
7833
7834
7835
7836
7837
7838
7839
7840
7841
7842
7843
7844
7845
7846
7847
7848
7849
7850
7851
7852
7853
7854
7855
7856
7857
7858
7859
7860
7861
7862
7863
7864
7865
7866
7867
7868
7869
7870
7871
7872
7873
7874
7875
7876
7877
7878
7879
7880
7881
7882
7883
7884
7885
7886
7887
7888
7889
7890
7891
7892
7893
7894
7895
7896
7897
7898
7899
7900
7901
7902
7903
7904
7905
7906
7907
7908
7909
7910
7911
7912
7913
7914
7915
7916
7917
7918
7919
7920
7921
7922
7923
7924
7925
7926
7927
7928
7929
7930
7931
7932
7933
7934
7935
7936
7937
7938
7939
7940
7941
7942
7943
7944
7945
7946
7947
7948
7949
7950
7951
7952
7953
7954
7955
7956
7957
7958
7959
7960
7961
7962
7963
7964
7965
7966
7967
7968
7969
7970
7971
7972
7973
7974
7975
7976
7977
7978
7979
7980
7981
7982
7983
7984
7985
7986
7987
7988
7989
7990
7991
7992
7993
7994
7995
7996
7997
7998
7999
8000
8001
8002
8003
8004
8005
8006
8007
8008
8009
8010
8011
8012
8013
8014
8015
8016
8017
8018
8019
8020
8021
8022
8023
8024
8025
8026
8027
8028
8029
8030
8031
8032
8033
8034
8035
8036
8037
8038
8039
8040
8041
8042
8043
8044
8045
8046
8047
8048
8049
8050
8051
8052
8053
8054
8055
8056
8057
8058
8059
8060
8061
8062
8063
8064
8065
8066
8067
8068
8069
8070
8071
8072
8073
8074
8075
8076
8077
8078
8079
8080
8081
8082
8083
8084
8085
8086
8087
8088
8089
8090
8091
8092
8093
8094
8095
8096
8097
8098
8099
8100
8101
8102
8103
8104
8105
8106
8107
8108
8109
8110
8111
8112
8113
8114
8115
8116
8117
8118
8119
8120
8121
8122
8123
8124
8125
8126
8127
8128
8129
8130
8131
8132
8133
8134
8135
8136
8137
8138
8139
8140
8141
8142
8143
8144
8145
8146
8147
8148
8149
8150
8151
8152
8153
8154
8155
8156
8157
8158
8159
8160
8161
8162
8163
8164
8165
8166
8167
8168
8169
8170
8171
8172
8173
8174
8175
8176
8177
8178
8179
8180
8181
8182
8183
8184
8185
8186
8187
8188
8189
8190
8191
8192
8193
8194
8195
8196
8197
8198
8199
8200
8201
8202
8203
8204
8205
8206
8207
8208
8209
8210
8211
8212
8213
8214
8215
8216
8217
8218
8219
8220
8221
8222
8223
8224
8225
8226
8227
8228
8229
8230
8231
8232
8233
8234
8235
8236
8237
8238
8239
8240
8241
8242
8243
8244
8245
8246
8247
8248
8249
8250
8251
8252
8253
8254
8255
8256
8257
8258
8259
8260
8261
8262
8263
8264
8265
8266
8267
8268
8269
8270
8271
8272
8273
8274
8275
8276
8277
8278
8279
8280
8281
8282
8283
8284
8285
8286
8287
8288
8289
8290
8291
8292
8293
8294
8295
8296
8297
8298
8299
8300
8301
8302
8303
8304
8305
8306
8307
8308
8309
8310
8311
8312
8313
8314
8315
8316
8317
8318
8319
8320
8321
8322
8323
8324
8325
8326
8327
8328
8329
8330
8331
8332
8333
8334
8335
8336
8337
8338
8339
8340
8341
8342
8343
8344
8345
8346
8347
8348
8349
8350
8351
8352
8353
8354
8355
8356
8357
8358
8359
8360
8361
8362
8363
8364
8365
8366
8367
8368
8369
8370
8371
8372
8373
8374
8375
8376
8377
8378
8379
8380
8381
8382
8383
8384
8385
8386
8387
8388
8389
8390
8391
8392
8393
8394
8395
8396
8397
8398
8399
8400
8401
8402
8403
8404
8405
8406
8407
8408
8409
8410
8411
8412
8413
8414
8415
8416
8417
8418
8419
8420
8421
8422
8423
8424
8425
8426
8427
8428
8429
8430
8431
8432
8433
8434
8435
8436
8437
8438
8439
8440
8441
8442
8443
8444
8445
8446
8447
8448
8449
8450
8451
8452
8453
8454
8455
8456
8457
8458
8459
8460
8461
8462
8463
8464
8465
8466
8467
8468
8469
8470
8471
8472
8473
8474
8475
8476
8477
8478
8479
8480
8481
8482
8483
8484
8485
8486
8487
8488
8489
8490
8491
8492
8493
8494
8495
8496
8497
8498
8499
8500
8501
8502
8503
8504
8505
8506
8507
8508
8509
8510
8511
8512
8513
8514
8515
8516
8517
8518
8519
8520
8521
8522
8523
8524
8525
8526
8527
8528
8529
8530
8531
8532
8533
8534
8535
8536
8537
8538
8539
8540
8541
8542
8543
8544
8545
8546
8547
8548
8549
8550
8551
8552
8553
8554
8555
8556
8557
8558
8559
8560
8561
8562
8563
8564
8565
8566
8567
8568
8569
8570
8571
8572
8573
8574
8575
8576
8577
8578
8579
8580
8581
8582
8583
8584
8585
8586
8587
8588
8589
8590
8591
8592
8593
8594
8595
8596
8597
8598
8599
8600
8601
8602
8603
8604
8605
8606
8607
8608
8609
8610
8611
8612
8613
8614
8615
8616
8617
8618
8619
8620
8621
8622
8623
8624
8625
8626
8627
8628
8629
8630
8631
8632
8633
8634
8635
8636
8637
8638
8639
8640
8641
8642
8643
8644
8645
8646
8647
8648
8649
8650
8651
8652
8653
8654
8655
8656
8657
8658
8659
8660
8661
8662
8663
8664
8665
8666
8667
8668
8669
8670
8671
8672
8673
8674
8675
8676
8677
8678
8679
8680
8681
8682
8683
8684
8685
8686
8687
8688
8689
8690
8691
8692
8693
8694
8695
8696
8697
8698
8699
8700
8701
8702
8703
8704
8705
8706
8707
8708
8709
8710
8711
8712
8713
8714
8715
8716
8717
8718
8719
8720
8721
8722
8723
8724
8725
8726
8727
8728
8729
8730
8731
8732
8733
8734
8735
8736
8737
8738
8739
8740
8741
8742
8743
8744
8745
8746
8747
8748
8749
8750
8751
8752
8753
8754
8755
8756
8757
8758
8759
8760
8761
8762
8763
8764
8765
8766
8767
8768
8769
8770
8771
8772
8773
8774
8775
8776
8777
8778
8779
8780
8781
8782
8783
8784
8785
8786
8787
8788
8789
8790
8791
8792
8793
8794
8795
8796
8797
8798
8799
8800
8801
8802
8803
8804
8805
8806
8807
8808
8809
8810
8811
8812
8813
8814
8815
8816
8817
8818
8819
8820
8821
8822
8823
8824
8825
8826
8827
8828
8829
8830
8831
8832
8833
8834
8835
8836
8837
8838
8839
8840
8841
8842
8843
8844
8845
8846
8847
8848
8849
8850
8851
8852
8853
8854
8855
8856
8857
8858
8859
8860
8861
8862
8863
8864
8865
8866
8867
8868
8869
8870
8871
8872
8873
8874
8875
8876
8877
8878
8879
8880
8881
8882
8883
8884
8885
8886
8887
8888
8889
8890
8891
8892
8893
8894
8895
8896
8897
8898
8899
8900
8901
8902
8903
8904
8905
8906
8907
8908
8909
8910
8911
8912
8913
8914
8915
8916
8917
8918
8919
8920
8921
8922
8923
8924
8925
8926
8927
8928
8929
8930
8931
8932
8933
8934
8935
8936
8937
8938
8939
8940
8941
8942
8943
8944
8945
8946
8947
8948
8949
8950
8951
8952
8953
8954
8955
8956
8957
8958
8959
8960
8961
8962
8963
8964
8965
8966
8967
8968
8969
8970
8971
8972
8973
8974
8975
8976
8977
8978
8979
8980
8981
8982
8983
8984
8985
8986
8987
8988
8989
8990
8991
8992
8993
8994
8995
8996
8997
8998
8999
9000
9001
9002
9003
9004
9005
9006
9007
9008
9009
9010
9011
9012
9013
9014
9015
9016
9017
9018
9019
9020
9021
9022
9023
9024
9025
9026
9027
9028
9029
9030
9031
9032
9033
9034
9035
9036
9037
9038
9039
9040
9041
9042
9043
9044
9045
9046
9047
9048
9049
9050
9051
9052
9053
9054
9055
9056
9057
9058
9059
9060
9061
9062
9063
9064
9065
9066
9067
9068
9069
9070
9071
9072
9073
9074
9075
9076
9077
9078
9079
9080
9081
9082
9083
9084
9085
9086
9087
9088
9089
9090
9091
9092
9093
9094
9095
9096
9097
9098
9099
9100
9101
9102
9103
9104
9105
9106
9107
9108
9109
9110
9111
9112
9113
9114
9115
9116
9117
9118
9119
9120
9121
9122
9123
9124
9125
9126
9127
9128
9129
9130
9131
9132
9133
9134
9135
9136
9137
9138
9139
9140
9141
9142
9143
9144
9145
9146
9147
9148
9149
9150
9151
9152
9153
9154
9155
9156
9157
9158
9159
9160
9161
9162
9163
9164
9165
9166
9167
9168
9169
9170
9171
9172
9173
9174
9175
9176
9177
9178
9179
9180
9181
9182
9183
9184
9185
9186
9187
9188
9189
9190
9191
9192
9193
9194
9195
9196
9197
9198
9199
9200
9201
9202
9203
9204
9205
9206
9207
9208
9209
9210
9211
9212
9213
9214
9215
9216
9217
9218
9219
9220
9221
9222
9223
9224
9225
9226
9227
9228
9229
9230
9231
9232
9233
9234
9235
9236
9237
9238
9239
9240
9241
9242
9243
9244
9245
9246
9247
9248
9249
9250
9251
9252
9253
9254
9255
9256
9257
9258
9259
9260
9261
9262
9263
9264
9265
9266
9267
9268
9269
9270
9271
9272
9273
9274
9275
9276
9277
9278
9279
9280
9281
9282
9283
9284
9285
9286
9287
9288
9289
9290
9291
9292
9293
9294
9295
9296
9297
9298
9299
9300
9301
9302
9303
9304
9305
9306
9307
9308
9309
9310
9311
9312
9313
9314
9315
9316
9317
9318
9319
9320
9321
9322
9323
9324
9325
9326
9327
9328
9329
9330
9331
9332
9333
9334
9335
9336
9337
9338
9339
9340
9341
9342
9343
9344
9345
9346
9347
9348
9349
9350
9351
9352
9353
9354
9355
9356
9357
9358
9359
9360
9361
9362
9363
9364
9365
9366
9367
9368
9369
9370
9371
9372
9373
9374
9375
9376
9377
9378
9379
9380
9381
9382
9383
9384
9385
9386
9387
9388
9389
9390
9391
9392
9393
9394
9395
9396
9397
9398
9399
9400
9401
9402
9403
9404
9405
9406
9407
9408
9409
9410
9411
9412
9413
9414
9415
9416
9417
9418
9419
9420
9421
9422
9423
9424
9425
9426
9427
9428
9429
9430
9431
9432
9433
9434
9435
9436
9437
9438
9439
9440
9441
9442
9443
9444
9445
9446
9447
9448
9449
9450
9451
9452
9453
9454
9455
9456
9457
9458
9459
9460
9461
9462
9463
9464
9465
9466
9467
9468
9469
9470
9471
9472
9473
9474
9475
9476
9477
9478
9479
9480
9481
9482
9483
9484
9485
9486
9487
9488
9489
9490
9491
9492
9493
9494
9495
9496
9497
9498
9499
9500
9501
9502
9503
9504
9505
9506
9507
9508
9509
9510
9511
9512
9513
9514
9515
9516
9517
9518
9519
9520
9521
9522
9523
9524
9525
9526
9527
9528
9529
9530
9531
9532
9533
9534
9535
9536
9537
9538
9539
9540
9541
9542
9543
9544
9545
9546
9547
9548
9549
9550
9551
9552
9553
9554
9555
9556
9557
9558
9559
9560
9561
9562
9563
9564
9565
9566
9567
9568
9569
9570
9571
9572
9573
9574
9575
9576
9577
9578
9579
9580
9581
9582
9583
9584
9585
9586
9587
9588
9589
9590
9591
9592
9593
9594
9595
9596
9597
9598
9599
9600
9601
9602
9603
9604
9605
9606
9607
9608
9609
9610
9611
9612
9613
9614
9615
9616
9617
9618
9619
9620
9621
9622
9623
9624
9625
9626
9627
9628
9629
9630
9631
9632
9633
9634
9635
9636
9637
9638
9639
9640
9641
9642
9643
9644
9645
9646
9647
9648
9649
9650
9651
9652
9653
9654
9655
9656
9657
9658
9659
9660
9661
9662
9663
9664
9665
9666
9667
9668
9669
9670
9671
9672
9673
9674
9675
9676
9677
9678
9679
9680
9681
9682
9683
9684
9685
9686
9687
9688
9689
9690
9691
9692
9693
9694
9695
9696
9697
9698
9699
9700
9701
9702
9703
9704
9705
9706
9707
9708
9709
9710
9711
9712
9713
9714
9715
9716
9717
9718
9719
9720
9721
9722
9723
9724
9725
9726
9727
9728
9729
9730
9731
9732
9733
9734
9735
9736
9737
9738
9739
9740
9741
9742
9743
9744
9745
9746
9747
9748
9749
9750
9751
9752
9753
9754
9755
9756
9757
9758
9759
9760
9761
9762
9763
9764
9765
9766
9767
9768
9769
9770
9771
9772
9773
9774
9775
9776
9777
9778
9779
9780
9781
9782
9783
9784
9785
9786
9787
9788
9789
9790
9791
9792
9793
9794
9795
9796
9797
9798
9799
9800
9801
9802
9803
9804
9805
9806
9807
9808
9809
9810
9811
9812
9813
9814
9815
9816
9817
9818
9819
9820
9821
9822
9823
9824
9825
9826
9827
9828
9829
9830
9831
9832
9833
9834
9835
9836
9837
9838
9839
9840
9841
9842
9843
9844
9845
9846
9847
9848
9849
9850
9851
9852
9853
9854
9855
9856
9857
9858
9859
9860
9861
9862
9863
9864
9865
9866
9867
9868
9869
9870
9871
9872
9873
9874
9875
9876
9877
9878
9879
9880
9881
9882
9883
9884
9885
9886
9887
9888
9889
9890
9891
9892
9893
9894
9895
9896
9897
9898
9899
9900
9901
9902
9903
9904
9905
9906
9907
9908
9909
9910
9911
9912
9913
9914
9915
9916
9917
9918
9919
9920
9921
9922
9923
9924
9925
9926
9927
9928
9929
9930
9931
9932
9933
9934
9935
9936
9937
9938
9939
9940
9941
9942
9943
9944
9945
9946
9947
9948
9949
9950
9951
9952
9953
9954
9955
9956
9957
9958
9959
9960
9961
9962
9963
9964
9965
9966
9967
9968
9969
9970
9971
9972
9973
9974
9975
9976
9977
9978
9979
9980
9981
9982
9983
9984
9985
9986
9987
9988
9989
9990
9991
9992
9993
9994
9995
9996
9997
9998
9999
10000
10001
10002
10003
10004
10005
10006
10007
10008
10009
10010
10011
10012
10013
10014
10015
10016
10017
10018
10019
10020
10021
10022
10023
10024
10025
10026
10027
10028
10029
10030
10031
10032
10033
10034
10035
10036
10037
10038
10039
10040
10041
10042
10043
10044
10045
10046
10047
10048
10049
10050
10051
10052
10053
10054
10055
10056
10057
10058
10059
10060
10061
10062
10063
10064
10065
10066
10067
10068
10069
10070
10071
10072
10073
10074
10075
10076
10077
10078
10079
10080
10081
10082
10083
10084
10085
10086
10087
10088
10089
10090
10091
10092
10093
10094
10095
10096
10097
10098
10099
10100
10101
10102
10103
10104
10105
10106
10107
10108
10109
10110
10111
10112
10113
10114
10115
10116
10117
10118
10119
10120
10121
10122
10123
10124
10125
10126
10127
10128
10129
10130
10131
10132
10133
10134
10135
10136
10137
10138
10139
10140
10141
10142
10143
10144
10145
10146
10147
10148
10149
10150
10151
10152
10153
10154
10155
10156
10157
10158
10159
10160
10161
10162
10163
10164
10165
10166
10167
10168
10169
10170
10171
10172
10173
10174
10175
10176
10177
10178
10179
10180
10181
10182
10183
10184
10185
10186
10187
10188
10189
10190
10191
10192
10193
10194
10195
10196
10197
10198
10199
10200
10201
10202
10203
10204
10205
10206
10207
10208
10209
10210
10211
10212
10213
10214
10215
10216
10217
10218
10219
10220
10221
10222
10223
10224
10225
10226
10227
10228
10229
10230
10231
10232
10233
10234
10235
10236
10237
10238
10239
10240
10241
10242
10243
10244
10245
10246
10247
10248
10249
10250
10251
10252
10253
10254
10255
10256
10257
10258
10259
10260
10261
10262
10263
10264
10265
10266
10267
10268
10269
10270
10271
10272
10273
10274
10275
10276
10277
10278
10279
10280
10281
10282
10283
10284
10285
10286
10287
10288
10289
10290
10291
10292
10293
10294
10295
10296
10297
10298
10299
10300
10301
10302
10303
10304
10305
10306
10307
10308
10309
10310
10311
10312
10313
10314
10315
10316
10317
10318
10319
10320
10321
10322
10323
10324
10325
10326
10327
10328
10329
10330
10331
10332
10333
10334
10335
10336
10337
10338
10339
10340
10341
10342
10343
10344
10345
10346
10347
10348
10349
10350
10351
10352
10353
10354
10355
10356
10357
10358
10359
10360
10361
10362
10363
10364
10365
10366
10367
10368
10369
10370
10371
10372
10373
10374
10375
10376
10377
10378
10379
10380
10381
10382
10383
10384
10385
10386
10387
10388
10389
10390
10391
10392
10393
10394
10395
10396
10397
10398
10399
10400
10401
10402
10403
10404
10405
10406
10407
10408
10409
10410
10411
10412
10413
10414
10415
10416
10417
10418
10419
10420
10421
10422
10423
10424
10425
10426
10427
10428
10429
10430
10431
10432
10433
10434
10435
10436
10437
10438
10439
10440
10441
10442
10443
10444
10445
10446
10447
10448
10449
10450
10451
10452
10453
10454
10455
10456
10457
10458
10459
10460
10461
10462
10463
10464
10465
10466
10467
10468
10469
10470
10471
10472
10473
10474
10475
10476
10477
10478
10479
10480
10481
10482
10483
10484
10485
10486
10487
10488
10489
10490
10491
10492
10493
10494
10495
10496
10497
10498
10499
10500
10501
10502
10503
10504
10505
10506
10507
10508
10509
10510
10511
10512
10513
10514
10515
10516
10517
10518
10519
10520
10521
10522
10523
10524
10525
10526
10527
10528
10529
10530
10531
10532
10533
10534
10535
10536
10537
10538
10539
10540
10541
10542
10543
10544
10545
10546
10547
10548
10549
10550
10551
10552
10553
10554
10555
10556
10557
10558
10559
10560
10561
10562
10563
10564
10565
10566
10567
10568
10569
10570
10571
10572
10573
10574
10575
10576
10577
10578
10579
10580
10581
10582
10583
10584
10585
10586
10587
10588
10589
10590
10591
10592
10593
10594
10595
10596
10597
10598
10599
10600
10601
10602
10603
10604
10605
10606
10607
10608
10609
10610
10611
10612
10613
10614
10615
10616
10617
10618
10619
10620
10621
10622
10623
10624
10625
10626
10627
10628
10629
10630
10631
10632
10633
10634
10635
10636
10637
10638
10639
10640
10641
10642
10643
10644
10645
10646
10647
10648
10649
10650
10651
10652
10653
10654
10655
10656
10657
10658
10659
10660
10661
10662
10663
10664
10665
10666
10667
10668
10669
10670
10671
10672
10673
10674
10675
10676
10677
10678
10679
10680
10681
10682
10683
10684
10685
10686
10687
10688
10689
10690
10691
10692
10693
10694
10695
10696
10697
10698
10699
10700
10701
10702
10703
10704
10705
10706
10707
10708
10709
10710
10711
10712
10713
10714
10715
10716
10717
10718
10719
10720
10721
10722
10723
10724
10725
10726
10727
10728
10729
10730
10731
10732
10733
10734
10735
10736
10737
10738
10739
10740
10741
10742
10743
10744
10745
10746
10747
10748
10749
10750
10751
10752
10753
10754
10755
10756
10757
10758
10759
10760
10761
10762
10763
10764
10765
10766
10767
10768
10769
10770
10771
10772
10773
10774
10775
10776
10777
10778
10779
10780
10781
10782
10783
10784
10785
10786
10787
10788
10789
10790
10791
10792
10793
10794
10795
10796
10797
10798
10799
10800
10801
10802
10803
10804
10805
10806
10807
10808
10809
10810
10811
10812
10813
10814
10815
10816
10817
10818
10819
10820
10821
10822
10823
10824
10825
10826
10827
10828
10829
10830
10831
10832
10833
10834
10835
10836
10837
10838
10839
10840
10841
10842
10843
10844
10845
10846
10847
10848
10849
10850
10851
10852
10853
10854
10855
10856
10857
10858
10859
10860
10861
10862
10863
10864
10865
10866
10867
10868
10869
10870
10871
10872
10873
10874
10875
10876
10877
10878
10879
10880
10881
10882
10883
10884
10885
10886
10887
10888
10889
10890
10891
10892
10893
10894
10895
10896
10897
10898
10899
10900
10901
10902
10903
10904
10905
10906
10907
10908
10909
10910
10911
10912
10913
10914
10915
10916
10917
10918
10919
10920
10921
10922
10923
10924
10925
10926
10927
10928
10929
10930
10931
10932
10933
10934
10935
10936
10937
10938
10939
10940
10941
10942
10943
10944
10945
10946
10947
10948
10949
10950
10951
10952
10953
10954
10955
10956
10957
10958
10959
10960
10961
10962
10963
10964
10965
10966
10967
10968
10969
10970
10971
10972
10973
10974
10975
10976
10977
10978
10979
10980
10981
10982
10983
10984
10985
10986
10987
10988
10989
10990
10991
10992
10993
10994
10995
10996
10997
10998
10999
11000
11001
11002
11003
11004
11005
11006
11007
11008
11009
11010
11011
11012
11013
11014
11015
11016
11017
11018
11019
11020
11021
11022
11023
11024
11025
11026
11027
11028
11029
11030
11031
11032
11033
11034
11035
11036
11037
11038
11039
11040
11041
11042
11043
11044
11045
11046
11047
11048
11049
11050
11051
11052
11053
11054
11055
11056
11057
11058
11059
11060
11061
11062
11063
11064
11065
11066
11067
11068
11069
11070
11071
11072
11073
11074
11075
11076
11077
11078
11079
11080
11081
11082
11083
11084
11085
11086
11087
11088
11089
11090
11091
11092
11093
11094
11095
11096
11097
11098
11099
11100
11101
11102
11103
11104
11105
11106
11107
11108
11109
11110
11111
11112
11113
11114
11115
11116
11117
11118
11119
11120
11121
11122
11123
11124
11125
11126
11127
11128
11129
11130
11131
11132
11133
11134
11135
11136
11137
11138
11139
11140
11141
11142
11143
11144
11145
11146
11147
11148
11149
11150
11151
11152
11153
11154
11155
11156
11157
11158
11159
11160
11161
11162
11163
11164
11165
11166
11167
11168
11169
11170
11171
11172
11173
11174
11175
11176
11177
11178
11179
11180
11181
11182
11183
11184
11185
11186
11187
11188
11189
11190
11191
11192
11193
11194
11195
11196
11197
11198
11199
11200
11201
11202
11203
11204
11205
11206
11207
11208
11209
11210
11211
11212
11213
11214
11215
11216
11217
11218
11219
11220
11221
11222
11223
11224
11225
11226
11227
11228
11229
11230
11231
11232
11233
11234
11235
11236
11237
11238
11239
11240
11241
11242
11243
11244
11245
11246
11247
11248
11249
11250
11251
11252
11253
11254
11255
11256
11257
11258
11259
11260
11261
11262
11263
11264
11265
11266
11267
11268
11269
11270
11271
11272
11273
11274
11275
11276
11277
11278
11279
11280
11281
11282
11283
11284
11285
11286
11287
11288
11289
11290
11291
11292
11293
11294
11295
11296
11297
11298
11299
11300
11301
11302
11303
11304
11305
11306
11307
11308
11309
11310
11311
11312
11313
11314
11315
11316
11317
11318
11319
11320
11321
11322
11323
11324
11325
11326
11327
11328
11329
11330
11331
11332
11333
11334
11335
11336
11337
11338
11339
11340
11341
11342
11343
11344
11345
11346
11347
11348
11349
11350
11351
11352
11353
11354
11355
11356
11357
11358
11359
11360
11361
11362
11363
11364
11365
11366
11367
11368
11369
11370
11371
11372
11373
11374
11375
11376
11377
11378
11379
11380
11381
11382
11383
11384
11385
11386
11387
11388
11389
11390
11391
11392
11393
11394
11395
11396
11397
11398
11399
11400
11401
11402
11403
11404
11405
11406
11407
11408
11409
11410
11411
11412
11413
11414
11415
11416
11417
11418
11419
11420
11421
11422
11423
11424
11425
11426
11427
11428
11429
11430
11431
11432
11433
11434
11435
11436
11437
11438
11439
11440
11441
11442
11443
11444
11445
11446
11447
11448
11449
11450
11451
11452
11453
11454
11455
11456
11457
11458
11459
11460
11461
11462
11463
11464
11465
11466
11467
11468
11469
11470
11471
11472
11473
11474
11475
11476
11477
11478
11479
11480
11481
11482
11483
11484
11485
11486
11487
11488
11489
11490
11491
11492
11493
11494
11495
11496
11497
11498
11499
11500
11501
11502
11503
11504
11505
11506
11507
11508
11509
11510
11511
11512
11513
11514
11515
11516
11517
11518
11519
11520
11521
11522
11523
11524
11525
11526
11527
11528
11529
11530
11531
11532
11533
11534
11535
11536
11537
11538
11539
11540
11541
11542
11543
11544
11545
11546
11547
11548
11549
11550
11551
11552
11553
11554
11555
11556
11557
11558
11559
11560
11561
11562
11563
11564
11565
11566
11567
11568
11569
11570
11571
11572
11573
11574
11575
11576
11577
11578
11579
11580
11581
11582
11583
11584
11585
11586
11587
11588
11589
11590
11591
11592
11593
11594
11595
11596
11597
11598
11599
11600
11601
11602
11603
11604
11605
11606
11607
11608
11609
11610
11611
11612
11613
11614
11615
11616
11617
11618
11619
11620
11621
11622
11623
11624
11625
11626
11627
11628
11629
11630
11631
11632
11633
11634
11635
11636
11637
11638
11639
11640
11641
11642
11643
11644
11645
11646
11647
11648
11649
11650
11651
11652
11653
11654
11655
11656
11657
11658
11659
11660
11661
11662
11663
11664
11665
11666
11667
11668
11669
11670
11671
11672
11673
11674
11675
11676
11677
11678
11679
11680
11681
11682
11683
11684
11685
11686
11687
11688
11689
11690
11691
11692
11693
11694
11695
11696
11697
11698
11699
11700
11701
11702
11703
11704
11705
11706
11707
11708
11709
11710
11711
11712
11713
11714
11715
11716
11717
11718
11719
11720
11721
11722
11723
11724
11725
11726
11727
11728
11729
11730
11731
11732
11733
11734
11735
11736
11737
11738
11739
11740
11741
11742
11743
11744
11745
11746
11747
11748
11749
11750
11751
11752
11753
11754
11755
11756
11757
11758
11759
11760
11761
11762
11763
11764
11765
11766
11767
11768
11769
11770
11771
11772
11773
11774
11775
11776
11777
11778
11779
11780
11781
11782
11783
11784
11785
11786
11787
11788
11789
11790
11791
11792
11793
11794
11795
11796
11797
11798
11799
11800
11801
11802
11803
11804
11805
11806
11807
11808
11809
11810
11811
11812
11813
11814
11815
11816
11817
11818
11819
11820
11821
11822
11823
11824
11825
11826
11827
11828
11829
11830
11831
11832
11833
11834
11835
11836
11837
11838
11839
11840
11841
11842
11843
11844
11845
11846
11847
11848
11849
11850
11851
11852
11853
11854
11855
11856
11857
11858
11859
11860
11861
11862
11863
11864
11865
11866
11867
11868
11869
11870
11871
11872
11873
11874
11875
11876
11877
11878
11879
11880
11881
11882
11883
11884
11885
11886
11887
11888
11889
11890
11891
11892
11893
11894
11895
11896
11897
11898
11899
11900
11901
11902
11903
11904
11905
11906
11907
11908
11909
11910
11911
11912
11913
11914
11915
11916
11917
11918
11919
11920
11921
11922
11923
11924
11925
11926
11927
11928
11929
11930
11931
11932
11933
11934
11935
11936
11937
11938
11939
11940
11941
11942
11943
11944
11945
11946
11947
11948
11949
11950
11951
11952
11953
11954
11955
11956
11957
11958
11959
11960
11961
11962
11963
11964
11965
11966
11967
11968
11969
11970
11971
11972
11973
11974
11975
11976
11977
11978
11979
11980
11981
11982
11983
11984
11985
11986
11987
11988
11989
11990
11991
11992
11993
11994
11995
11996
11997
11998
11999
12000
12001
12002
12003
12004
12005
12006
12007
12008
12009
12010
12011
12012
12013
12014
12015
12016
12017
12018
12019
12020
12021
12022
12023
12024
12025
12026
12027
12028
12029
12030
12031
12032
12033
12034
12035
12036
12037
12038
12039
12040
12041
12042
12043
12044
12045
12046
12047
12048
12049
12050
12051
12052
12053
12054
12055
12056
12057
12058
12059
12060
12061
12062
12063
12064
12065
12066
12067
12068
12069
12070
12071
12072
12073
12074
12075
12076
12077
12078
12079
12080
12081
12082
12083
12084
12085
12086
12087
12088
12089
12090
12091
12092
12093
12094
12095
12096
12097
12098
12099
12100
12101
12102
12103
12104
12105
12106
12107
12108
12109
12110
12111
12112
12113
12114
12115
12116
12117
12118
12119
12120
12121
12122
12123
12124
12125
12126
12127
12128
12129
12130
12131
12132
12133
12134
12135
12136
12137
12138
12139
12140
12141
12142
12143
12144
12145
12146
12147
12148
12149
12150
12151
12152
12153
12154
12155
12156
12157
12158
12159
12160
12161
12162
12163
12164
12165
12166
12167
12168
12169
12170
12171
12172
12173
12174
12175
12176
12177
12178
12179
12180
12181
12182
12183
12184
12185
12186
12187
12188
12189
12190
12191
12192
12193
12194
12195
12196
12197
12198
12199
12200
12201
12202
12203
12204
12205
12206
12207
12208
12209
12210
12211
12212
12213
12214
12215
12216
12217
12218
12219
12220
12221
12222
12223
12224
12225
12226
12227
12228
12229
12230
12231
12232
12233
12234
12235
12236
12237
12238
12239
12240
12241
12242
12243
12244
12245
12246
12247
12248
12249
12250
12251
12252
12253
12254
12255
12256
12257
12258
12259
12260
12261
12262
12263
12264
12265
12266
12267
12268
12269
12270
12271
12272
12273
12274
12275
12276
12277
12278
12279
12280
12281
12282
12283
12284
12285
12286
12287
12288
12289
12290
12291
12292
12293
12294
12295
12296
12297
12298
12299
12300
12301
12302
12303
12304
12305
12306
12307
12308
12309
12310
12311
12312
12313
12314
12315
12316
12317
12318
12319
12320
12321
12322
12323
12324
12325
12326
12327
12328
12329
12330
12331
12332
12333
12334
12335
12336
12337
12338
12339
12340
12341
12342
12343
12344
12345
12346
12347
12348
12349
12350
12351
12352
12353
12354
12355
12356
12357
12358
12359
12360
12361
12362
12363
12364
12365
12366
12367
12368
12369
12370
12371
12372
12373
12374
12375
12376
12377
12378
12379
12380
12381
12382
12383
12384
12385
12386
12387
12388
12389
12390
12391
12392
12393
12394
12395
12396
12397
12398
12399
12400
12401
12402
12403
12404
12405
12406
12407
12408
12409
12410
12411
12412
12413
12414
12415
12416
12417
12418
12419
12420
12421
12422
12423
12424
12425
12426
12427
12428
12429
12430
12431
12432
12433
12434
12435
12436
12437
12438
12439
12440
12441
12442
12443
12444
12445
12446
12447
12448
12449
12450
12451
12452
12453
12454
12455
12456
12457
12458
12459
12460
12461
12462
12463
12464
12465
12466
12467
12468
12469
12470
12471
12472
12473
12474
12475
12476
12477
12478
12479
12480
12481
12482
12483
12484
12485
12486
12487
12488
12489
12490
12491
12492
12493
12494
12495
12496
12497
12498
12499
12500
12501
12502
12503
12504
12505
12506
12507
12508
12509
12510
12511
12512
12513
12514
12515
12516
12517
12518
12519
12520
12521
12522
12523
12524
12525
12526
12527
12528
12529
12530
12531
12532
12533
12534
12535
12536
12537
12538
12539
12540
12541
12542
12543
12544
12545
12546
12547
12548
12549
12550
12551
12552
12553
12554
12555
12556
12557
12558
12559
12560
12561
12562
12563
12564
12565
12566
12567
12568
12569
12570
12571
12572
12573
12574
12575
12576
12577
12578
12579
12580
12581
12582
12583
12584
12585
12586
12587
12588
12589
12590
12591
12592
12593
12594
12595
12596
12597
12598
12599
12600
12601
12602
12603
12604
12605
12606
12607
12608
12609
12610
12611
12612
12613
12614
12615
12616
12617
12618
12619
12620
12621
12622
12623
12624
12625
12626
12627
12628
12629
12630
12631
12632
12633
12634
12635
12636
12637
12638
12639
12640
12641
12642
12643
12644
12645
12646
12647
12648
12649
12650
12651
12652
12653
12654
12655
12656
12657
12658
12659
12660
12661
12662
12663
12664
12665
12666
12667
12668
12669
12670
12671
12672
12673
12674
12675
12676
12677
12678
12679
12680
12681
12682
12683
12684
12685
12686
12687
12688
12689
12690
12691
12692
12693
12694
12695
12696
12697
12698
12699
12700
12701
12702
12703
12704
12705
12706
12707
12708
12709
12710
12711
12712
12713
12714
12715
12716
12717
12718
12719
12720
12721
12722
12723
12724
12725
12726
12727
12728
12729
12730
12731
12732
12733
12734
12735
12736
12737
12738
12739
12740
12741
12742
12743
12744
12745
12746
12747
12748
12749
12750
12751
12752
12753
12754
12755
12756
12757
12758
12759
12760
12761
12762
12763
12764
12765
12766
12767
12768
12769
12770
12771
12772
12773
12774
12775
12776
12777
12778
12779
12780
12781
12782
12783
12784
12785
12786
12787
12788
12789
12790
12791
12792
12793
12794
12795
12796
12797
12798
12799
12800
12801
12802
12803
12804
12805
12806
12807
12808
12809
12810
12811
12812
12813
12814
12815
12816
12817
12818
12819
12820
12821
12822
12823
12824
12825
12826
12827
12828
12829
12830
12831
12832
12833
12834
12835
12836
12837
12838
12839
12840
12841
12842
12843
12844
12845
12846
12847
12848
12849
12850
12851
12852
12853
12854
12855
12856
12857
12858
12859
12860
12861
12862
12863
12864
12865
12866
12867
12868
12869
12870
12871
12872
12873
12874
12875
12876
12877
12878
12879
12880
12881
12882
12883
12884
12885
12886
12887
12888
12889
12890
12891
12892
12893
12894
12895
12896
12897
12898
12899
12900
12901
12902
12903
12904
12905
12906
12907
12908
12909
12910
12911
12912
12913
12914
12915
12916
12917
12918
12919
12920
12921
12922
12923
12924
12925
12926
12927
12928
12929
12930
12931
12932
12933
12934
12935
12936
12937
12938
12939
12940
12941
12942
12943
12944
12945
12946
12947
12948
12949
12950
12951
12952
12953
12954
12955
12956
12957
12958
12959
12960
12961
12962
12963
12964
12965
12966
12967
12968
12969
12970
12971
12972
12973
12974
12975
12976
12977
12978
12979
12980
12981
12982
12983
12984
12985
12986
12987
12988
12989
12990
12991
12992
12993
12994
12995
12996
12997
12998
12999
13000
13001
13002
13003
13004
13005
13006
13007
13008
13009
13010
13011
13012
13013
13014
13015
13016
13017
13018
13019
13020
13021
13022
13023
13024
13025
13026
13027
13028
13029
13030
13031
13032
13033
13034
13035
13036
13037
13038
13039
13040
13041
13042
13043
13044
13045
13046
13047
13048
13049
13050
13051
13052
13053
13054
13055
13056
13057
13058
13059
13060
13061
13062
13063
13064
13065
13066
13067
13068
13069
13070
13071
13072
13073
13074
13075
13076
13077
13078
13079
13080
13081
13082
13083
13084
13085
13086
13087
13088
13089
13090
13091
13092
13093
13094
13095
13096
13097
13098
13099
13100
13101
13102
13103
13104
13105
13106
13107
13108
13109
13110
13111
13112
13113
13114
13115
13116
13117
13118
13119
13120
13121
13122
13123
13124
13125
13126
13127
13128
13129
13130
13131
13132
13133
13134
13135
13136
13137
13138
13139
13140
13141
13142
13143
13144
13145
13146
13147
13148
13149
13150
13151
13152
13153
13154
13155
13156
13157
13158
13159
13160
13161
13162
13163
13164
13165
13166
13167
13168
13169
13170
13171
13172
13173
13174
13175
13176
13177
13178
13179
13180
13181
13182
13183
13184
13185
13186
13187
13188
13189
13190
13191
13192
13193
13194
13195
13196
13197
13198
13199
13200
13201
13202
13203
13204
13205
13206
13207
13208
13209
13210
13211
13212
13213
13214
13215
13216
13217
13218
13219
13220
13221
13222
13223
13224
13225
13226
13227
13228
13229
13230
13231
13232
13233
13234
13235
13236
13237
13238
13239
13240
13241
13242
13243
13244
13245
13246
13247
13248
13249
13250
13251
13252
13253
13254
13255
13256
13257
13258
13259
13260
13261
13262
13263
13264
13265
13266
13267
13268
13269
13270
13271
13272
13273
13274
13275
13276
13277
13278
13279
13280
13281
13282
13283
13284
13285
13286
13287
13288
13289
13290
13291
13292
13293
13294
13295
13296
13297
13298
13299
13300
13301
13302
13303
13304
13305
13306
13307
13308
13309
13310
13311
13312
13313
13314
13315
13316
13317
13318
13319
13320
13321
13322
13323
13324
13325
13326
13327
13328
13329
13330
13331
13332
13333
13334
13335
13336
13337
13338
13339
13340
13341
13342
13343
13344
13345
13346
13347
13348
13349
13350
13351
13352
13353
13354
13355
13356
13357
13358
13359
13360
13361
13362
13363
13364
13365
13366
13367
13368
13369
13370
13371
13372
13373
13374
13375
13376
13377
13378
13379
13380
13381
13382
13383
13384
13385
13386
13387
13388
13389
13390
13391
13392
13393
13394
13395
13396
13397
13398
13399
13400
13401
13402
13403
13404
13405
13406
13407
13408
13409
13410
13411
13412
13413
13414
13415
13416
13417
13418
13419
13420
13421
13422
13423
13424
13425
13426
13427
13428
13429
13430
13431
13432
13433
13434
13435
13436
13437
13438
13439
13440
13441
13442
13443
13444
13445
13446
13447
13448
13449
13450
13451
13452
13453
13454
13455
13456
13457
13458
13459
13460
13461
13462
13463
13464
13465
13466
13467
13468
13469
13470
13471
13472
13473
13474
13475
13476
13477
13478
13479
13480
13481
13482
13483
13484
13485
13486
13487
13488
13489
13490
13491
13492
13493
13494
13495
13496
13497
13498
13499
13500
13501
13502
13503
13504
13505
13506
13507
13508
13509
13510
13511
13512
13513
13514
13515
13516
13517
13518
13519
13520
13521
13522
13523
13524
13525
13526
13527
13528
13529
13530
13531
13532
13533
13534
13535
13536
13537
13538
13539
13540
13541
13542
13543
13544
13545
13546
13547
13548
13549
13550
13551
13552
13553
13554
13555
13556
13557
13558
13559
13560
13561
13562
13563
13564
13565
13566
13567
13568
13569
13570
13571
13572
13573
13574
13575
13576
13577
13578
13579
13580
13581
13582
13583
13584
13585
13586
13587
13588
13589
13590
13591
13592
13593
13594
13595
13596
13597
13598
13599
13600
13601
13602
13603
13604
13605
13606
13607
13608
13609
13610
13611
13612
13613
13614
13615
13616
13617
13618
13619
13620
13621
13622
13623
13624
13625
13626
13627
13628
13629
13630
13631
13632
13633
13634
13635
13636
13637
13638
13639
13640
13641
13642
13643
13644
13645
13646
13647
13648
13649
13650
13651
13652
13653
13654
13655
13656
13657
13658
13659
13660
13661
13662
13663
13664
13665
13666
13667
13668
13669
13670
13671
13672
13673
13674
13675
13676
13677
13678
13679
13680
13681
13682
13683
13684
13685
13686
13687
13688
13689
13690
13691
13692
13693
13694
13695
13696
13697
13698
13699
13700
13701
13702
13703
13704
13705
13706
13707
13708
13709
13710
13711
13712
13713
13714
13715
13716
13717
13718
13719
13720
13721
13722
13723
13724
13725
13726
13727
13728
13729
13730
13731
13732
13733
13734
13735
13736
13737
13738
13739
13740
13741
13742
13743
13744
13745
13746
13747
13748
13749
13750
13751
13752
13753
13754
13755
13756
13757
13758
13759
13760
13761
13762
13763
13764
13765
13766
13767
13768
13769
13770
13771
13772
13773
13774
13775
13776
13777
13778
13779
13780
13781
13782
13783
13784
13785
13786
13787
13788
13789
13790
13791
13792
13793
13794
13795
13796
13797
13798
13799
13800
13801
13802
13803
13804
13805
13806
13807
13808
13809
13810
13811
13812
13813
13814
13815
13816
13817
13818
13819
13820
13821
13822
13823
13824
13825
13826
13827
13828
13829
13830
13831
13832
13833
13834
13835
13836
13837
13838
13839
13840
13841
13842
13843
13844
13845
13846
13847
13848
13849
13850
13851
13852
13853
13854
13855
13856
13857
13858
13859
13860
13861
13862
13863
13864
13865
13866
13867
13868
13869
13870
13871
13872
13873
13874
13875
13876
13877
13878
13879
13880
13881
13882
13883
13884
13885
13886
13887
13888
13889
13890
13891
13892
13893
13894
13895
13896
13897
13898
13899
13900
13901
13902
13903
13904
13905
13906
13907
13908
13909
13910
13911
13912
13913
13914
13915
13916
13917
13918
13919
13920
13921
13922
13923
13924
13925
13926
13927
13928
13929
13930
13931
13932
13933
13934
13935
13936
13937
13938
13939
13940
13941
13942
13943
13944
13945
13946
13947
13948
13949
13950
13951
13952
13953
13954
13955
13956
13957
13958
13959
13960
13961
13962
13963
13964
13965
13966
13967
13968
13969
13970
13971
13972
13973
13974
13975
13976
13977
13978
13979
13980
13981
13982
13983
13984
13985
13986
13987
13988
13989
13990
13991
13992
13993
13994
13995
13996
13997
13998
13999
14000
14001
14002
14003
14004
14005
14006
14007
14008
14009
14010
14011
14012
14013
14014
14015
14016
14017
14018
14019
14020
14021
14022
14023
14024
14025
14026
14027
14028
14029
14030
14031
14032
14033
14034
14035
14036
14037
14038
14039
14040
14041
14042
14043
14044
14045
14046
14047
14048
14049
14050
14051
14052
14053
14054
14055
14056
14057
14058
14059
14060
14061
14062
14063
14064
14065
14066
14067
14068
14069
14070
14071
14072
14073
14074
14075
14076
14077
14078
14079
14080
14081
14082
14083
14084
14085
14086
14087
14088
14089
14090
14091
14092
14093
14094
14095
14096
14097
14098
14099
14100
14101
14102
14103
14104
14105
14106
14107
14108
14109
14110
14111
14112
14113
14114
14115
14116
14117
14118
14119
14120
14121
14122
14123
14124
14125
14126
14127
14128
14129
14130
14131
14132
14133
14134
14135
14136
14137
14138
14139
14140
14141
14142
14143
14144
14145
14146
14147
14148
14149
14150
14151
14152
14153
14154
14155
14156
14157
14158
14159
14160
14161
14162
14163
14164
14165
14166
14167
14168
14169
14170
14171
14172
14173
14174
14175
14176
14177
14178
14179
14180
14181
14182
14183
14184
14185
14186
14187
14188
14189
14190
14191
14192
14193
14194
14195
14196
14197
14198
14199
14200
14201
14202
14203
14204
14205
14206
14207
14208
14209
14210
14211
14212
14213
14214
14215
14216
14217
14218
14219
14220
14221
14222
14223
14224
14225
14226
14227
14228
14229
14230
14231
14232
14233
14234
14235
14236
14237
14238
14239
14240
14241
14242
14243
14244
14245
14246
14247
14248
14249
14250
14251
14252
14253
14254
14255
14256
14257
14258
14259
14260
14261
14262
14263
14264
14265
14266
14267
14268
14269
14270
14271
14272
14273
14274
14275
14276
14277
14278
14279
14280
14281
14282
14283
14284
14285
14286
14287
14288
14289
14290
14291
14292
14293
14294
14295
14296
14297
14298
14299
14300
14301
14302
14303
14304
14305
14306
14307
14308
14309
14310
14311
14312
14313
14314
14315
14316
14317
14318
14319
14320
14321
14322
14323
14324
14325
14326
14327
14328
14329
14330
14331
14332
14333
14334
14335
14336
14337
14338
14339
14340
14341
14342
14343
14344
14345
14346
14347
14348
14349
14350
14351
14352
14353
14354
14355
14356
14357
14358
14359
14360
14361
14362
14363
14364
14365
14366
14367
14368
14369
14370
14371
14372
14373
14374
14375
14376
14377
14378
14379
14380
14381
14382
14383
14384
14385
14386
14387
14388
14389
14390
14391
14392
14393
14394
14395
14396
14397
14398
14399
14400
14401
14402
14403
14404
14405
14406
14407
14408
14409
14410
14411
14412
14413
14414
14415
14416
14417
14418
14419
14420
14421
14422
14423
14424
14425
14426
14427
14428
14429
14430
14431
14432
14433
14434
14435
14436
14437
14438
14439
14440
14441
14442
14443
14444
14445
14446
14447
14448
14449
14450
14451
14452
14453
14454
14455
14456
14457
14458
14459
14460
14461
14462
14463
14464
14465
14466
14467
14468
14469
14470
14471
14472
14473
14474
14475
14476
14477
14478
14479
14480
14481
14482
14483
14484
14485
14486
14487
14488
14489
14490
14491
14492
14493
14494
14495
14496
14497
14498
14499
14500
14501
14502
14503
14504
14505
14506
14507
14508
14509
14510
14511
14512
14513
14514
14515
14516
14517
14518
14519
14520
14521
14522
14523
14524
14525
14526
14527
14528
14529
14530
14531
14532
14533
14534
14535
14536
14537
14538
14539
14540
14541
14542
14543
14544
14545
14546
14547
14548
14549
14550
14551
14552
14553
14554
14555
14556
14557
14558
14559
14560
14561
14562
14563
14564
14565
14566
14567
14568
14569
14570
14571
14572
14573
14574
14575
14576
14577
14578
14579
14580
14581
14582
14583
14584
14585
14586
14587
14588
14589
14590
14591
14592
14593
14594
14595
14596
14597
14598
14599
14600
14601
14602
14603
14604
14605
14606
14607
14608
14609
14610
14611
14612
14613
14614
14615
14616
14617
14618
14619
14620
14621
14622
14623
14624
14625
14626
14627
14628
14629
14630
14631
14632
14633
14634
14635
14636
14637
14638
14639
14640
14641
14642
14643
14644
14645
14646
14647
14648
14649
14650
14651
14652
14653
14654
14655
14656
14657
14658
14659
14660
14661
14662
14663
14664
14665
14666
14667
14668
14669
14670
14671
14672
14673
14674
14675
14676
14677
14678
14679
14680
14681
14682
14683
14684
14685
14686
14687
14688
14689
14690
14691
14692
14693
14694
14695
14696
14697
14698
14699
14700
14701
14702
14703
14704
14705
14706
14707
14708
14709
14710
14711
14712
14713
14714
14715
14716
14717
14718
14719
14720
14721
14722
14723
14724
14725
14726
14727
14728
14729
14730
14731
14732
14733
14734
14735
14736
14737
14738
14739
14740
14741
14742
14743
14744
14745
14746
14747
14748
14749
14750
14751
14752
14753
14754
14755
14756
14757
14758
14759
14760
14761
14762
14763
14764
14765
14766
14767
14768
14769
14770
14771
14772
14773
14774
14775
14776
14777
14778
14779
14780
14781
14782
14783
14784
14785
14786
14787
14788
14789
14790
14791
14792
14793
14794
14795
14796
14797
14798
14799
14800
14801
14802
14803
14804
14805
14806
14807
14808
14809
14810
14811
14812
14813
14814
14815
14816
14817
14818
14819
14820
14821
14822
14823
14824
14825
14826
14827
14828
14829
14830
14831
14832
14833
14834
14835
14836
14837
14838
14839
14840
14841
14842
14843
14844
14845
14846
14847
14848
14849
14850
14851
14852
14853
14854
14855
14856
14857
14858
14859
14860
14861
14862
14863
14864
14865
14866
14867
14868
14869
14870
14871
14872
14873
14874
14875
14876
14877
14878
14879
14880
14881
14882
14883
14884
14885
14886
14887
14888
14889
14890
14891
14892
14893
14894
14895
14896
14897
14898
14899
14900
14901
14902
14903
14904
14905
14906
14907
14908
14909
14910
14911
14912
14913
14914
14915
14916
14917
14918
14919
14920
14921
14922
14923
14924
14925
14926
14927
14928
14929
14930
14931
14932
14933
14934
14935
14936
14937
14938
14939
14940
14941
14942
14943
14944
14945
14946
14947
14948
14949
14950
14951
14952
14953
14954
14955
14956
14957
14958
14959
14960
14961
14962
14963
14964
14965
14966
14967
14968
14969
14970
14971
14972
14973
14974
14975
14976
14977
14978
14979
14980
14981
14982
14983
14984
14985
14986
14987
14988
14989
14990
14991
14992
14993
14994
14995
14996
14997
14998
14999
15000
15001
15002
15003
15004
15005
15006
15007
15008
15009
15010
15011
15012
15013
15014
15015
15016
15017
15018
15019
15020
15021
15022
15023
15024
15025
15026
15027
15028
15029
15030
15031
15032
15033
15034
15035
15036
15037
15038
15039
15040
15041
15042
15043
15044
15045
15046
15047
15048
15049
15050
15051
15052
15053
15054
15055
15056
15057
15058
15059
15060
15061
15062
15063
15064
15065
15066
15067
15068
15069
15070
15071
15072
15073
15074
15075
15076
15077
15078
15079
15080
15081
15082
15083
15084
15085
15086
15087
15088
15089
15090
15091
15092
15093
15094
15095
15096
15097
15098
15099
15100
15101
15102
15103
15104
15105
15106
15107
15108
15109
15110
15111
15112
15113
15114
15115
15116
15117
15118
15119
15120
15121
15122
15123
15124
15125
15126
15127
15128
15129
15130
15131
15132
15133
15134
15135
15136
15137
15138
15139
15140
15141
15142
15143
15144
15145
15146
15147
15148
15149
15150
15151
15152
15153
15154
15155
15156
15157
15158
15159
15160
15161
15162
15163
15164
15165
15166
15167
15168
15169
15170
15171
15172
15173
15174
15175
15176
15177
15178
15179
15180
15181
15182
15183
15184
15185
15186
15187
15188
15189
15190
15191
15192
15193
15194
15195
15196
15197
15198
15199
15200
15201
15202
15203
15204
15205
15206
15207
15208
15209
15210
15211
15212
15213
15214
15215
15216
15217
15218
15219
15220
15221
15222
15223
15224
15225
15226
15227
15228
15229
15230
15231
15232
15233
15234
15235
15236
15237
15238
15239
15240
15241
15242
15243
15244
15245
15246
15247
15248
15249
15250
15251
15252
15253
15254
15255
15256
15257
15258
15259
15260
15261
15262
15263
15264
15265
15266
15267
15268
15269
15270
15271
15272
15273
15274
15275
15276
15277
15278
15279
15280
15281
15282
15283
15284
15285
15286
15287
15288
15289
15290
15291
15292
15293
15294
15295
15296
15297
15298
15299
15300
15301
15302
15303
15304
15305
15306
15307
15308
15309
15310
15311
15312
15313
15314
15315
15316
15317
15318
15319
15320
15321
15322
15323
15324
15325
15326
15327
15328
15329
15330
15331
15332
15333
15334
15335
15336
15337
15338
15339
15340
15341
15342
15343
15344
15345
15346
15347
15348
15349
15350
15351
15352
15353
15354
15355
15356
15357
15358
15359
15360
15361
15362
15363
15364
15365
15366
15367
15368
15369
15370
15371
15372
15373
15374
15375
15376
15377
15378
15379
15380
15381
15382
15383
15384
15385
15386
15387
15388
15389
15390
15391
15392
15393
15394
15395
15396
15397
15398
15399
15400
15401
15402
15403
15404
15405
15406
15407
15408
15409
15410
15411
15412
15413
15414
15415
15416
15417
15418
15419
15420
15421
15422
15423
15424
15425
15426
15427
15428
15429
15430
15431
15432
15433
15434
15435
15436
15437
15438
15439
15440
15441
15442
15443
15444
15445
15446
15447
15448
15449
15450
15451
15452
15453
15454
15455
15456
15457
15458
15459
15460
15461
15462
15463
15464
15465
15466
15467
15468
15469
15470
15471
15472
15473
15474
15475
15476
15477
15478
15479
15480
15481
15482
15483
15484
15485
15486
15487
15488
15489
15490
15491
15492
15493
15494
15495
15496
15497
15498
15499
15500
15501
15502
15503
15504
15505
15506
15507
15508
15509
15510
15511
15512
15513
15514
15515
15516
15517
15518
15519
15520
15521
15522
15523
15524
15525
15526
15527
15528
15529
15530
15531
15532
15533
15534
15535
15536
15537
15538
15539
15540
15541
15542
15543
15544
15545
15546
15547
15548
15549
15550
15551
15552
15553
15554
15555
15556
15557
15558
15559
15560
15561
15562
15563
15564
15565
15566
15567
15568
15569
15570
15571
15572
15573
15574
15575
15576
15577
15578
15579
15580
15581
15582
15583
15584
15585
15586
15587
15588
15589
15590
15591
15592
15593
15594
15595
15596
15597
15598
15599
15600
15601
15602
15603
15604
15605
15606
15607
15608
15609
15610
15611
15612
15613
15614
15615
15616
15617
15618
15619
15620
15621
15622
15623
15624
15625
15626
15627
15628
15629
15630
15631
15632
15633
15634
15635
15636
15637
15638
15639
15640
15641
15642
15643
15644
15645
15646
15647
15648
15649
15650
15651
15652
15653
15654
15655
15656
15657
15658
15659
15660
15661
15662
15663
15664
15665
15666
15667
15668
15669
15670
15671
15672
15673
15674
15675
15676
15677
15678
15679
15680
15681
15682
15683
15684
15685
15686
15687
15688
15689
15690
15691
15692
15693
15694
15695
15696
15697
15698
15699
15700
15701
15702
15703
15704
15705
15706
15707
15708
15709
15710
15711
15712
15713
15714
15715
15716
15717
15718
15719
15720
15721
15722
15723
15724
15725
15726
15727
15728
15729
15730
15731
15732
15733
15734
15735
15736
15737
15738
15739
15740
15741
15742
15743
15744
15745
15746
15747
15748
15749
15750
15751
15752
15753
15754
15755
15756
15757
15758
15759
15760
15761
15762
15763
15764
15765
15766
15767
15768
15769
15770
15771
15772
15773
15774
15775
15776
15777
15778
15779
15780
15781
15782
15783
15784
15785
15786
15787
15788
15789
15790
15791
15792
15793
15794
15795
15796
15797
15798
15799
15800
15801
15802
15803
15804
15805
15806
15807
15808
15809
15810
15811
15812
15813
15814
15815
15816
15817
15818
15819
15820
15821
15822
15823
15824
15825
15826
15827
15828
15829
15830
15831
15832
15833
15834
15835
15836
15837
15838
15839
15840
15841
15842
15843
15844
15845
15846
15847
15848
15849
15850
15851
15852
15853
15854
15855
15856
15857
15858
15859
15860
15861
15862
15863
15864
15865
15866
15867
15868
15869
15870
15871
15872
15873
15874
15875
15876
15877
15878
15879
15880
15881
15882
15883
15884
15885
15886
15887
15888
15889
15890
15891
15892
15893
15894
15895
15896
15897
15898
15899
15900
15901
15902
15903
15904
15905
15906
15907
15908
15909
15910
15911
15912
15913
15914
15915
15916
15917
15918
15919
15920
15921
15922
15923
15924
15925
15926
15927
15928
15929
15930
15931
15932
15933
15934
15935
15936
15937
15938
15939
15940
15941
15942
15943
15944
15945
15946
15947
15948
15949
15950
15951
15952
15953
15954
15955
15956
15957
15958
15959
15960
15961
15962
15963
15964
15965
15966
15967
15968
15969
15970
15971
15972
15973
15974
15975
15976
15977
15978
15979
15980
15981
15982
15983
15984
15985
15986
15987
15988
15989
15990
15991
15992
15993
15994
15995
15996
15997
15998
15999
16000
16001
16002
16003
16004
16005
16006
16007
16008
16009
16010
16011
16012
16013
16014
16015
16016
16017
16018
16019
16020
16021
16022
16023
16024
16025
16026
16027
16028
16029
16030
16031
16032
16033
16034
16035
16036
16037
16038
16039
16040
16041
16042
16043
16044
16045
16046
16047
16048
16049
16050
16051
16052
16053
16054
16055
16056
16057
16058
16059
16060
16061
16062
16063
16064
16065
16066
16067
16068
16069
16070
16071
16072
16073
16074
16075
16076
16077
16078
16079
16080
16081
16082
16083
16084
16085
16086
16087
16088
16089
16090
16091
16092
16093
16094
16095
16096
16097
16098
16099
16100
16101
16102
16103
16104
16105
16106
16107
16108
16109
16110
16111
16112
16113
16114
16115
16116
16117
16118
16119
16120
16121
16122
16123
16124
16125
16126
16127
16128
16129
16130
16131
16132
16133
16134
16135
16136
16137
16138
16139
16140
16141
16142
16143
16144
16145
16146
16147
16148
16149
16150
16151
16152
16153
16154
16155
16156
16157
16158
16159
16160
16161
16162
16163
16164
16165
16166
16167
16168
16169
16170
16171
16172
16173
16174
16175
16176
16177
16178
16179
16180
16181
16182
16183
16184
16185
16186
16187
16188
16189
16190
16191
16192
16193
16194
16195
16196
16197
16198
16199
16200
16201
16202
16203
16204
16205
16206
16207
16208
16209
16210
16211
16212
16213
16214
16215
16216
16217
16218
16219
16220
16221
16222
16223
16224
16225
16226
16227
16228
16229
16230
16231
16232
16233
16234
16235
16236
16237
16238
16239
16240
16241
16242
16243
16244
16245
16246
16247
16248
16249
16250
16251
16252
16253
16254
16255
16256
16257
16258
16259
16260
16261
16262
16263
16264
16265
16266
16267
16268
16269
16270
16271
16272
16273
16274
16275
16276
16277
16278
16279
16280
16281
16282
16283
16284
16285
16286
16287
16288
16289
16290
16291
16292
16293
16294
16295
16296
16297
16298
16299
16300
16301
16302
16303
16304
16305
16306
16307
16308
16309
16310
16311
16312
16313
16314
16315
16316
16317
16318
16319
16320
16321
16322
16323
16324
16325
16326
16327
16328
16329
16330
16331
16332
16333
16334
16335
16336
16337
16338
16339
16340
16341
16342
16343
16344
16345
16346
16347
16348
16349
16350
16351
16352
16353
16354
16355
16356
16357
16358
16359
16360
16361
16362
16363
16364
16365
16366
16367
16368
16369
16370
16371
16372
16373
16374
16375
16376
16377
16378
16379
16380
16381
16382
16383
16384
16385
16386
16387
16388
16389
16390
16391
16392
16393
16394
16395
16396
16397
16398
16399
16400
16401
16402
16403
16404
16405
16406
16407
16408
16409
16410
16411
16412
16413
16414
16415
16416
16417
16418
16419
16420
16421
16422
16423
16424
16425
16426
16427
16428
16429
16430
16431
16432
16433
16434
16435
16436
16437
16438
16439
16440
16441
16442
16443
16444
16445
16446
16447
16448
16449
16450
16451
16452
16453
16454
16455
16456
16457
16458
16459
16460
16461
16462
16463
16464
16465
16466
16467
16468
16469
16470
16471
16472
16473
16474
16475
16476
16477
16478
16479
16480
16481
16482
16483
16484
16485
16486
16487
16488
16489
16490
16491
16492
16493
16494
16495
16496
16497
16498
16499
16500
16501
16502
16503
16504
16505
16506
16507
16508
16509
16510
16511
16512
16513
16514
16515
16516
16517
16518
16519
16520
16521
16522
16523
16524
16525
16526
16527
16528
16529
16530
16531
16532
16533
16534
16535
16536
16537
16538
16539
16540
16541
16542
16543
16544
16545
16546
16547
16548
16549
16550
16551
16552
16553
16554
16555
16556
16557
16558
16559
16560
16561
16562
16563
16564
16565
16566
16567
16568
16569
16570
16571
16572
16573
16574
16575
16576
16577
16578
16579
16580
16581
16582
16583
16584
16585
16586
16587
16588
16589
16590
16591
16592
16593
16594
16595
16596
16597
16598
16599
16600
16601
16602
16603
16604
16605
16606
16607
16608
16609
16610
16611
16612
16613
16614
16615
16616
16617
16618
16619
16620
16621
16622
16623
16624
16625
16626
16627
16628
16629
16630
16631
16632
16633
16634
16635
16636
16637
16638
16639
16640
16641
16642
16643
16644
16645
16646
16647
16648
16649
16650
16651
16652
16653
16654
16655
16656
16657
16658
16659
16660
16661
16662
16663
16664
16665
16666
16667
16668
16669
16670
16671
16672
16673
16674
16675
16676
16677
16678
16679
16680
16681
16682
16683
16684
16685
16686
16687
16688
16689
16690
16691
16692
16693
16694
16695
16696
16697
16698
16699
16700
16701
16702
16703
16704
16705
16706
16707
16708
16709
16710
16711
16712
16713
16714
16715
16716
16717
16718
16719
16720
16721
16722
16723
16724
16725
16726
16727
16728
16729
16730
16731
16732
16733
16734
16735
16736
16737
16738
16739
16740
16741
16742
16743
16744
16745
16746
16747
16748
16749
16750
16751
16752
16753
16754
16755
16756
16757
16758
16759
16760
16761
16762
16763
16764
16765
16766
16767
16768
16769
16770
16771
16772
16773
16774
16775
16776
16777
16778
16779
16780
16781
16782
16783
16784
16785
16786
16787
16788
16789
16790
16791
16792
16793
16794
16795
16796
16797
16798
16799
16800
16801
16802
16803
16804
16805
16806
16807
16808
16809
16810
16811
16812
16813
16814
16815
16816
16817
16818
16819
16820
16821
16822
16823
16824
16825
16826
16827
16828
16829
16830
16831
16832
16833
16834
16835
16836
16837
16838
16839
16840
16841
16842
16843
16844
16845
16846
16847
16848
16849
16850
16851
16852
16853
16854
16855
16856
16857
16858
16859
16860
16861
16862
16863
16864
16865
16866
16867
16868
16869
16870
16871
16872
16873
16874
16875
16876
16877
16878
16879
16880
16881
16882
16883
16884
16885
16886
16887
16888
16889
16890
16891
16892
16893
16894
16895
16896
16897
16898
16899
16900
16901
16902
16903
16904
16905
16906
16907
16908
16909
16910
16911
16912
16913
16914
16915
16916
16917
16918
16919
16920
16921
16922
16923
16924
16925
16926
16927
16928
16929
16930
16931
16932
16933
16934
16935
16936
16937
16938
16939
16940
16941
16942
16943
16944
16945
16946
16947
16948
16949
16950
16951
16952
16953
16954
16955
16956
16957
16958
16959
16960
16961
16962
16963
16964
16965
16966
16967
16968
16969
16970
16971
16972
16973
16974
16975
16976
16977
16978
16979
16980
16981
16982
16983
16984
16985
16986
16987
16988
16989
16990
16991
16992
16993
16994
16995
16996
16997
16998
16999
17000
17001
17002
17003
17004
17005
17006
17007
17008
17009
17010
17011
17012
17013
17014
17015
17016
17017
17018
17019
17020
17021
17022
17023
17024
17025
17026
17027
17028
17029
17030
17031
17032
17033
17034
17035
17036
17037
17038
17039
17040
17041
17042
17043
17044
17045
17046
17047
17048
17049
17050
17051
17052
17053
17054
17055
17056
17057
17058
17059
17060
17061
17062
17063
17064
17065
17066
17067
17068
17069
17070
17071
17072
17073
17074
17075
17076
17077
17078
17079
17080
17081
17082
17083
17084
17085
17086
17087
17088
17089
17090
17091
17092
17093
17094
17095
17096
17097
17098
17099
17100
17101
17102
17103
17104
17105
17106
17107
17108
17109
17110
17111
17112
17113
17114
17115
17116
17117
17118
17119
17120
17121
17122
17123
17124
17125
17126
17127
17128
17129
17130
17131
17132
17133
17134
17135
17136
17137
17138
17139
17140
17141
17142
17143
17144
17145
17146
17147
17148
17149
17150
17151
17152
17153
17154
17155
17156
17157
17158
17159
17160
17161
17162
17163
17164
17165
17166
17167
17168
17169
17170
17171
17172
17173
17174
17175
17176
17177
17178
17179
17180
17181
17182
17183
17184
17185
17186
17187
17188
17189
17190
17191
17192
17193
17194
17195
17196
17197
17198
17199
17200
17201
17202
17203
17204
17205
17206
17207
17208
17209
17210
17211
17212
17213
17214
17215
17216
17217
17218
17219
17220
17221
17222
17223
17224
17225
17226
17227
17228
17229
17230
17231
17232
17233
17234
17235
17236
17237
17238
17239
17240
17241
17242
17243
17244
17245
17246
17247
17248
17249
17250
17251
17252
17253
17254
17255
17256
17257
17258
17259
17260
17261
17262
17263
17264
17265
17266
17267
17268
17269
17270
17271
17272
17273
17274
17275
17276
17277
17278
17279
17280
17281
17282
17283
17284
17285
17286
17287
17288
17289
17290
17291
17292
17293
17294
17295
17296
17297
17298
17299
17300
17301
17302
17303
17304
17305
17306
17307
17308
17309
17310
17311
17312
17313
17314
17315
17316
17317
17318
17319
17320
17321
17322
17323
17324
17325
17326
17327
17328
17329
17330
17331
17332
17333
17334
17335
17336
17337
17338
17339
17340
17341
17342
17343
17344
17345
17346
17347
17348
17349
17350
17351
17352
17353
17354
17355
17356
17357
17358
17359
17360
17361
17362
17363
17364
17365
17366
17367
17368
17369
17370
17371
17372
17373
17374
17375
17376
17377
17378
17379
17380
17381
17382
17383
17384
17385
17386
17387
17388
17389
17390
17391
17392
17393
17394
17395
17396
17397
17398
17399
17400
17401
17402
17403
17404
17405
17406
17407
17408
17409
17410
17411
17412
17413
17414
17415
17416
17417
17418
17419
17420
17421
17422
17423
17424
17425
17426
17427
17428
17429
17430
17431
17432
17433
17434
17435
17436
17437
17438
17439
17440
17441
17442
17443
17444
17445
17446
17447
17448
17449
17450
17451
17452
17453
17454
17455
17456
17457
17458
17459
17460
17461
17462
17463
17464
17465
17466
17467
17468
17469
17470
17471
17472
17473
17474
17475
17476
17477
17478
17479
17480
17481
17482
17483
17484
17485
17486
17487
17488
17489
17490
17491
17492
17493
17494
17495
17496
17497
17498
17499
17500
17501
17502
17503
17504
17505
17506
17507
17508
17509
17510
17511
17512
17513
17514
17515
17516
17517
17518
17519
17520
17521
17522
17523
17524
17525
17526
17527
17528
17529
17530
17531
17532
17533
17534
17535
17536
17537
17538
17539
17540
17541
17542
17543
17544
17545
17546
17547
17548
17549
17550
17551
17552
17553
17554
17555
17556
17557
17558
17559
17560
17561
17562
17563
17564
17565
17566
17567
17568
17569
17570
17571
17572
17573
17574
17575
17576
17577
17578
17579
17580
17581
17582
17583
17584
17585
17586
17587
17588
17589
17590
17591
17592
17593
17594
17595
17596
17597
17598
17599
17600
17601
17602
17603
17604
17605
17606
17607
17608
17609
17610
17611
17612
17613
17614
17615
17616
17617
17618
17619
17620
17621
17622
17623
17624
17625
17626
17627
17628
17629
17630
17631
17632
17633
17634
17635
17636
17637
17638
17639
17640
17641
17642
17643
17644
17645
17646
17647
17648
17649
17650
17651
17652
17653
17654
17655
17656
17657
17658
17659
17660
17661
17662
17663
17664
17665
17666
17667
17668
17669
17670
17671
17672
17673
17674
17675
17676
17677
17678
17679
17680
17681
17682
17683
17684
17685
17686
17687
17688
17689
17690
17691
17692
17693
17694
17695
17696
17697
17698
17699
17700
17701
17702
17703
17704
17705
17706
17707
17708
17709
17710
17711
17712
17713
17714
17715
17716
17717
17718
17719
17720
17721
17722
17723
17724
17725
17726
17727
17728
17729
17730
17731
17732
17733
17734
17735
17736
17737
17738
17739
17740
17741
17742
17743
17744
17745
17746
17747
17748
17749
17750
17751
17752
17753
17754
17755
17756
17757
17758
17759
17760
17761
17762
17763
17764
17765
17766
17767
17768
17769
17770
17771
17772
17773
17774
17775
17776
17777
17778
17779
17780
17781
17782
17783
17784
17785
17786
17787
17788
17789
17790
17791
17792
17793
17794
17795
17796
17797
17798
17799
17800
17801
17802
17803
17804
17805
17806
17807
17808
17809
17810
17811
17812
17813
17814
17815
17816
17817
17818
17819
17820
17821
17822
17823
17824
17825
17826
17827
17828
17829
17830
17831
17832
17833
17834
17835
17836
17837
17838
17839
17840
17841
17842
17843
17844
17845
17846
17847
17848
17849
17850
17851
17852
17853
17854
17855
17856
17857
17858
17859
17860
17861
17862
17863
17864
17865
17866
17867
17868
17869
17870
17871
17872
17873
17874
17875
17876
17877
17878
17879
17880
17881
17882
17883
17884
17885
17886
17887
17888
17889
17890
17891
17892
17893
17894
17895
17896
17897
17898
17899
17900
17901
17902
17903
17904
17905
17906
17907
17908
17909
17910
17911
17912
17913
17914
17915
17916
17917
17918
17919
17920
17921
17922
17923
17924
17925
17926
17927
17928
17929
17930
17931
17932
17933
17934
17935
17936
17937
17938
17939
17940
17941
17942
17943
17944
17945
17946
17947
17948
17949
17950
17951
17952
17953
17954
17955
17956
17957
17958
17959
17960
17961
17962
17963
17964
17965
17966
17967
17968
17969
17970
17971
17972
17973
17974
17975
17976
17977
17978
17979
17980
17981
17982
17983
17984
17985
17986
17987
17988
17989
17990
17991
17992
17993
17994
17995
17996
17997
17998
17999
18000
18001
18002
18003
18004
18005
18006
18007
18008
18009
18010
18011
18012
18013
18014
18015
18016
18017
18018
18019
18020
18021
18022
18023
18024
18025
18026
18027
18028
18029
18030
18031
18032
18033
18034
18035
18036
18037
18038
18039
18040
18041
18042
18043
18044
18045
18046
18047
18048
18049
18050
18051
18052
18053
18054
18055
18056
18057
18058
18059
18060
18061
18062
18063
18064
18065
18066
18067
18068
18069
18070
18071
18072
18073
18074
18075
18076
18077
18078
18079
18080
18081
18082
18083
18084
18085
18086
18087
18088
18089
18090
18091
18092
18093
18094
18095
18096
18097
18098
18099
18100
18101
18102
18103
18104
18105
18106
18107
18108
18109
18110
18111
18112
18113
18114
18115
18116
18117
18118
18119
18120
18121
18122
18123
18124
18125
18126
18127
18128
18129
18130
18131
18132
18133
18134
18135
18136
18137
18138
18139
18140
18141
18142
18143
18144
18145
18146
18147
18148
18149
18150
18151
18152
18153
18154
18155
18156
18157
18158
18159
18160
18161
18162
18163
18164
18165
18166
18167
18168
18169
18170
18171
18172
18173
18174
18175
18176
18177
18178
18179
18180
18181
18182
18183
18184
18185
18186
18187
18188
18189
18190
18191
18192
18193
18194
18195
18196
18197
18198
18199
18200
18201
18202
18203
18204
18205
18206
18207
18208
18209
18210
18211
18212
18213
18214
18215
18216
18217
18218
18219
18220
18221
18222
18223
18224
18225
18226
18227
18228
18229
18230
18231
18232
18233
18234
18235
18236
18237
18238
18239
18240
18241
18242
18243
18244
18245
18246
18247
18248
18249
18250
18251
18252
18253
18254
18255
18256
18257
18258
18259
18260
18261
18262
18263
18264
18265
18266
18267
18268
18269
18270
18271
18272
18273
18274
18275
18276
18277
18278
18279
18280
18281
18282
18283
18284
18285
18286
18287
18288
18289
18290
18291
18292
18293
18294
18295
18296
18297
18298
18299
18300
18301
18302
18303
18304
18305
18306
18307
18308
18309
18310
18311
18312
18313
18314
18315
18316
18317
18318
18319
18320
18321
18322
18323
18324
18325
18326
18327
18328
18329
18330
18331
18332
18333
18334
18335
18336
18337
18338
18339
18340
18341
18342
18343
18344
18345
18346
18347
18348
18349
18350
18351
18352
18353
18354
18355
18356
18357
18358
18359
18360
18361
18362
18363
18364
18365
18366
18367
18368
18369
18370
18371
18372
18373
18374
18375
18376
18377
18378
18379
18380
18381
18382
18383
18384
18385
18386
18387
18388
18389
18390
18391
18392
18393
18394
18395
18396
18397
18398
18399
18400
18401
18402
18403
18404
18405
18406
18407
18408
18409
18410
18411
18412
18413
18414
18415
18416
18417
18418
18419
18420
18421
18422
18423
18424
18425
18426
18427
18428
18429
18430
18431
18432
18433
18434
18435
18436
18437
18438
18439
18440
18441
18442
18443
18444
18445
18446
18447
18448
18449
18450
18451
18452
18453
18454
18455
18456
18457
18458
18459
18460
18461
18462
18463
18464
18465
18466
18467
18468
18469
18470
18471
18472
18473
18474
18475
18476
18477
18478
18479
18480
18481
18482
18483
18484
18485
18486
18487
18488
18489
18490
18491
18492
18493
18494
18495
18496
18497
18498
18499
18500
18501
18502
18503
18504
18505
18506
18507
18508
18509
18510
18511
18512
18513
18514
18515
18516
18517
18518
18519
18520
18521
18522
18523
18524
18525
18526
18527
18528
18529
18530
18531
18532
18533
18534
18535
18536
18537
18538
18539
18540
18541
18542
18543
18544
18545
18546
18547
18548
18549
18550
18551
18552
18553
18554
18555
18556
18557
18558
18559
18560
18561
18562
18563
18564
18565
18566
18567
18568
18569
18570
18571
18572
18573
18574
18575
18576
18577
18578
18579
18580
18581
18582
18583
18584
18585
18586
18587
18588
18589
18590
18591
18592
18593
18594
18595
18596
18597
18598
18599
18600
18601
18602
18603
18604
18605
18606
18607
18608
18609
18610
18611
18612
18613
18614
18615
18616
18617
18618
18619
18620
18621
18622
18623
18624
18625
18626
18627
18628
18629
18630
18631
18632
18633
18634
18635
18636
18637
18638
18639
18640
18641
18642
18643
18644
18645
18646
18647
18648
18649
18650
18651
18652
18653
18654
18655
18656
18657
18658
18659
18660
18661
18662
18663
18664
18665
18666
18667
18668
18669
18670
18671
18672
18673
18674
18675
18676
18677
18678
18679
18680
18681
18682
18683
18684
18685
18686
18687
18688
18689
18690
18691
18692
18693
18694
18695
18696
18697
18698
18699
18700
18701
18702
18703
18704
18705
18706
18707
18708
18709
18710
18711
18712
18713
18714
18715
18716
18717
18718
18719
18720
18721
18722
18723
18724
18725
18726
18727
18728
18729
18730
18731
18732
18733
18734
18735
18736
18737
18738
18739
18740
18741
18742
18743
18744
18745
18746
18747
18748
18749
18750
18751
18752
18753
18754
18755
18756
18757
18758
18759
18760
18761
18762
18763
18764
18765
18766
18767
18768
18769
18770
18771
18772
18773
18774
18775
18776
18777
18778
18779
18780
18781
18782
18783
18784
18785
18786
18787
18788
18789
18790
18791
18792
18793
18794
18795
18796
18797
18798
18799
18800
18801
18802
18803
18804
18805
18806
18807
18808
18809
18810
18811
18812
18813
18814
18815
18816
18817
18818
18819
18820
18821
18822
18823
18824
18825
18826
18827
18828
18829
18830
18831
18832
18833
18834
18835
18836
18837
18838
18839
18840
18841
18842
18843
18844
18845
18846
18847
18848
18849
18850
18851
18852
18853
18854
18855
18856
18857
18858
18859
18860
18861
18862
18863
18864
18865
18866
18867
18868
18869
18870
18871
18872
18873
18874
18875
18876
18877
18878
18879
18880
18881
18882
18883
18884
18885
18886
18887
18888
18889
18890
18891
18892
18893
18894
18895
18896
18897
18898
18899
18900
18901
18902
18903
18904
18905
18906
18907
18908
18909
18910
18911
18912
18913
18914
18915
18916
18917
18918
18919
18920
18921
18922
18923
18924
18925
18926
18927
18928
18929
18930
18931
18932
18933
18934
18935
18936
18937
18938
18939
18940
18941
18942
18943
18944
18945
18946
18947
18948
18949
18950
18951
18952
18953
18954
18955
18956
18957
18958
18959
18960
18961
18962
18963
18964
18965
18966
18967
18968
18969
18970
18971
18972
18973
18974
18975
18976
18977
18978
18979
18980
18981
18982
18983
18984
18985
18986
18987
18988
18989
18990
18991
18992
18993
18994
18995
18996
18997
18998
18999
19000
19001
19002
19003
19004
19005
19006
19007
19008
19009
19010
19011
19012
19013
19014
19015
19016
19017
19018
19019
19020
19021
19022
19023
19024
19025
19026
19027
19028
19029
19030
19031
19032
19033
19034
19035
19036
19037
19038
19039
19040
19041
19042
19043
19044
19045
19046
19047
19048
19049
19050
19051
19052
19053
19054
19055
19056
19057
19058
19059
19060
19061
19062
19063
19064
19065
19066
19067
19068
19069
19070
19071
19072
19073
19074
19075
19076
19077
19078
19079
19080
19081
19082
19083
19084
19085
19086
19087
19088
19089
19090
19091
19092
19093
19094
19095
19096
19097
19098
19099
19100
19101
19102
19103
19104
19105
19106
19107
19108
19109
19110
19111
19112
19113
19114
19115
19116
19117
19118
19119
19120
19121
19122
19123
19124
19125
19126
19127
19128
19129
19130
19131
19132
19133
19134
19135
19136
19137
19138
19139
19140
19141
19142
19143
19144
19145
19146
19147
19148
19149
19150
19151
19152
19153
19154
19155
19156
19157
19158
19159
19160
19161
19162
19163
19164
19165
19166
19167
19168
19169
19170
19171
19172
19173
19174
19175
19176
19177
19178
19179
19180
19181
19182
19183
19184
19185
19186
19187
19188
19189
19190
19191
19192
19193
19194
19195
19196
19197
19198
19199
19200
19201
19202
19203
19204
19205
19206
19207
19208
19209
19210
19211
19212
19213
19214
19215
19216
19217
19218
19219
19220
19221
19222
19223
19224
19225
19226
19227
19228
19229
19230
19231
19232
19233
19234
19235
19236
19237
19238
19239
19240
19241
19242
19243
19244
19245
19246
19247
19248
19249
19250
19251
19252
19253
19254
19255
19256
19257
19258
19259
19260
19261
19262
19263
19264
19265
19266
19267
19268
19269
19270
19271
19272
19273
19274
19275
19276
19277
19278
19279
19280
19281
19282
19283
19284
19285
19286
19287
19288
19289
19290
19291
19292
19293
19294
19295
19296
19297
19298
19299
19300
19301
19302
19303
19304
19305
19306
19307
19308
19309
19310
19311
19312
19313
19314
19315
19316
19317
19318
19319
19320
19321
19322
19323
19324
19325
19326
19327
19328
19329
19330
19331
19332
19333
19334
19335
19336
19337
19338
19339
19340
19341
19342
19343
19344
19345
19346
19347
19348
19349
19350
19351
19352
19353
19354
19355
19356
19357
19358
19359
19360
19361
19362
19363
19364
19365
19366
19367
19368
19369
19370
19371
19372
19373
19374
19375
19376
19377
19378
19379
19380
19381
19382
19383
19384
19385
19386
19387
19388
19389
19390
19391
19392
19393
19394
19395
19396
19397
19398
19399
19400
19401
19402
19403
19404
19405
19406
19407
19408
19409
19410
19411
19412
19413
19414
19415
19416
19417
19418
19419
19420
19421
19422
19423
19424
19425
19426
19427
19428
19429
19430
19431
19432
19433
19434
19435
19436
19437
19438
19439
19440
19441
19442
19443
19444
19445
19446
19447
19448
19449
19450
19451
19452
19453
19454
19455
19456
19457
19458
19459
19460
19461
19462
19463
19464
19465
19466
19467
19468
19469
19470
19471
19472
19473
19474
19475
19476
19477
19478
19479
19480
19481
19482
19483
19484
19485
19486
19487
19488
19489
19490
19491
19492
19493
19494
19495
19496
19497
19498
19499
19500
19501
19502
19503
19504
19505
19506
19507
19508
19509
19510
19511
19512
19513
19514
19515
19516
19517
19518
19519
19520
19521
19522
19523
19524
19525
19526
19527
19528
19529
19530
19531
19532
19533
19534
19535
19536
19537
19538
19539
19540
19541
19542
19543
19544
19545
19546
19547
19548
19549
19550
19551
19552
19553
19554
19555
19556
19557
19558
19559
19560
19561
19562
19563
19564
19565
19566
19567
19568
19569
19570
19571
19572
19573
19574
19575
19576
19577
19578
19579
19580
19581
19582
19583
19584
19585
19586
19587
19588
19589
19590
19591
19592
19593
19594
19595
19596
19597
19598
19599
19600
19601
19602
19603
19604
19605
19606
19607
19608
19609
19610
19611
19612
19613
19614
19615
19616
19617
19618
19619
19620
19621
19622
19623
19624
19625
19626
19627
19628
19629
19630
19631
19632
19633
19634
19635
19636
19637
19638
19639
19640
19641
19642
19643
19644
19645
19646
19647
19648
19649
19650
19651
19652
19653
19654
19655
19656
19657
19658
19659
19660
19661
19662
19663
19664
19665
19666
19667
19668
19669
19670
19671
19672
19673
19674
19675
19676
19677
19678
19679
19680
19681
19682
19683
19684
19685
19686
19687
19688
19689
19690
19691
19692
19693
19694
19695
19696
19697
19698
19699
19700
19701
19702
19703
19704
19705
19706
19707
19708
19709
19710
19711
19712
19713
19714
19715
19716
19717
19718
19719
19720
19721
19722
19723
19724
19725
19726
19727
19728
19729
19730
19731
19732
19733
19734
19735
19736
19737
19738
19739
19740
19741
19742
19743
19744
19745
19746
19747
19748
19749
19750
19751
19752
19753
19754
19755
19756
19757
19758
19759
19760
19761
19762
19763
19764
19765
19766
19767
19768
19769
19770
19771
19772
19773
19774
19775
19776
19777
19778
19779
19780
19781
19782
19783
19784
19785
19786
19787
19788
19789
19790
19791
19792
19793
19794
19795
19796
19797
19798
19799
19800
19801
19802
19803
19804
19805
19806
19807
19808
19809
19810
19811
19812
19813
19814
19815
19816
19817
19818
19819
19820
19821
19822
19823
19824
19825
19826
19827
19828
19829
19830
19831
19832
19833
19834
19835
19836
19837
19838
19839
19840
19841
19842
19843
19844
19845
19846
19847
19848
19849
19850
19851
19852
19853
19854
19855
19856
19857
19858
19859
19860
19861
19862
19863
19864
19865
19866
19867
19868
19869
19870
19871
19872
19873
19874
19875
19876
19877
19878
19879
19880
19881
19882
19883
19884
19885
19886
19887
19888
19889
19890
19891
19892
19893
19894
19895
19896
19897
19898
19899
19900
19901
19902
19903
19904
19905
19906
19907
19908
19909
19910
19911
19912
19913
19914
19915
19916
19917
19918
19919
19920
19921
19922
19923
19924
19925
19926
19927
19928
19929
19930
19931
19932
19933
19934
19935
19936
19937
19938
19939
19940
19941
19942
19943
19944
19945
19946
19947
19948
19949
19950
19951
19952
19953
19954
19955
19956
19957
19958
19959
19960
19961
19962
19963
19964
19965
19966
19967
19968
19969
19970
19971
19972
19973
19974
19975
19976
19977
19978
19979
19980
19981
19982
19983
19984
19985
19986
19987
19988
19989
19990
19991
19992
19993
19994
19995
19996
19997
19998
19999
20000
20001
20002
20003
20004
20005
20006
20007
20008
20009
20010
20011
20012
20013
20014
20015
20016
20017
20018
20019
20020
20021
20022
20023
20024
20025
20026
20027
20028
20029
20030
20031
20032
20033
20034
20035
20036
20037
20038
20039
20040
20041
20042
20043
20044
20045
20046
20047
20048
20049
20050
20051
20052
20053
20054
20055
20056
20057
20058
20059
20060
20061
20062
20063
20064
20065
20066
20067
20068
20069
20070
20071
20072
20073
20074
20075
20076
20077
20078
20079
20080
20081
20082
20083
20084
20085
20086
20087
20088
20089
20090
20091
20092
20093
20094
20095
20096
20097
20098
20099
20100
20101
20102
20103
20104
20105
20106
20107
20108
20109
20110
20111
20112
20113
20114
20115
20116
20117
20118
20119
20120
20121
20122
20123
20124
20125
20126
20127
20128
20129
20130
20131
20132
20133
20134
20135
20136
20137
20138
20139
20140
20141
20142
20143
20144
20145
20146
20147
20148
20149
20150
20151
20152
20153
20154
20155
20156
20157
20158
20159
20160
20161
20162
20163
20164
20165
20166
20167
20168
20169
20170
20171
20172
20173
20174
20175
20176
20177
20178
20179
20180
20181
20182
20183
20184
20185
20186
20187
20188
20189
20190
20191
20192
20193
20194
20195
20196
20197
20198
20199
20200
20201
20202
20203
20204
20205
20206
20207
20208
20209
20210
20211
20212
20213
20214
20215
20216
20217
20218
20219
20220
20221
20222
20223
20224
20225
20226
20227
20228
20229
20230
20231
20232
20233
20234
20235
20236
20237
20238
20239
20240
20241
20242
20243
20244
20245
20246
20247
20248
20249
20250
20251
20252
20253
20254
20255
20256
20257
20258
20259
20260
20261
20262
20263
20264
20265
20266
20267
20268
20269
20270
20271
20272
20273
20274
20275
20276
20277
20278
20279
20280
20281
20282
20283
20284
20285
20286
20287
20288
20289
20290
20291
20292
20293
20294
20295
20296
20297
20298
20299
20300
20301
20302
20303
20304
20305
20306
20307
20308
20309
20310
20311
20312
20313
20314
20315
20316
20317
20318
20319
20320
20321
20322
20323
20324
20325
20326
20327
20328
20329
20330
20331
20332
20333
20334
20335
20336
20337
20338
20339
20340
20341
20342
20343
20344
20345
20346
20347
20348
20349
20350
20351
20352
20353
20354
20355
20356
20357
20358
20359
20360
20361
20362
20363
20364
20365
20366
20367
20368
20369
20370
20371
20372
20373
20374
20375
20376
20377
20378
20379
20380
20381
20382
20383
20384
20385
20386
20387
20388
20389
20390
20391
20392
20393
20394
20395
20396
20397
20398
20399
20400
20401
20402
20403
20404
20405
20406
20407
20408
20409
20410
20411
20412
20413
20414
20415
20416
20417
20418
20419
20420
20421
20422
20423
20424
20425
20426
20427
20428
20429
20430
20431
20432
20433
20434
20435
20436
20437
20438
20439
20440
20441
20442
20443
20444
20445
20446
20447
20448
20449
20450
20451
20452
20453
20454
20455
20456
20457
20458
20459
20460
20461
20462
20463
20464
20465
20466
20467
20468
20469
20470
20471
20472
20473
20474
20475
20476
20477
20478
20479
20480
20481
20482
20483
20484
20485
20486
20487
20488
20489
20490
20491
20492
20493
20494
20495
20496
20497
20498
20499
20500
20501
20502
20503
20504
20505
20506
20507
20508
20509
20510
20511
20512
20513
20514
20515
20516
20517
20518
20519
20520
20521
20522
20523
20524
20525
20526
20527
20528
20529
20530
20531
20532
20533
20534
20535
20536
20537
20538
20539
20540
20541
20542
20543
20544
20545
20546
20547
20548
20549
20550
20551
20552
20553
20554
20555
20556
20557
20558
20559
20560
20561
20562
20563
20564
20565
20566
20567
20568
20569
20570
20571
20572
20573
20574
20575
20576
20577
20578
20579
20580
20581
20582
20583
20584
20585
20586
20587
20588
20589
20590
20591
20592
20593
20594
20595
20596
20597
20598
20599
20600
20601
20602
20603
20604
20605
20606
20607
20608
20609
20610
20611
20612
20613
20614
20615
20616
20617
20618
20619
20620
20621
20622
20623
20624
20625
20626
20627
20628
20629
20630
20631
20632
20633
20634
20635
20636
20637
20638
20639
20640
20641
20642
20643
20644
20645
20646
20647
20648
20649
20650
20651
20652
20653
20654
20655
20656
20657
20658
20659
20660
20661
20662
20663
20664
20665
20666
20667
20668
20669
20670
20671
20672
20673
20674
20675
20676
20677
20678
20679
20680
20681
20682
20683
20684
20685
20686
20687
20688
20689
20690
20691
20692
20693
20694
20695
20696
20697
20698
20699
20700
20701
20702
20703
20704
20705
20706
20707
20708
20709
20710
20711
20712
20713
20714
20715
20716
20717
20718
20719
20720
20721
20722
20723
20724
20725
20726
20727
20728
20729
20730
20731
20732
20733
20734
20735
20736
20737
20738
20739
20740
20741
20742
20743
20744
20745
20746
20747
20748
20749
20750
20751
20752
20753
20754
20755
20756
20757
20758
20759
20760
20761
20762
20763
20764
20765
20766
20767
20768
20769
20770
20771
20772
20773
20774
20775
20776
20777
20778
20779
20780
20781
20782
20783
20784
20785
20786
20787
20788
20789
20790
20791
20792
20793
20794
20795
20796
20797
20798
20799
20800
20801
20802
20803
20804
20805
20806
20807
20808
20809
20810
20811
20812
20813
20814
20815
20816
20817
20818
20819
20820
20821
20822
20823
20824
20825
20826
20827
20828
20829
20830
20831
20832
20833
20834
20835
20836
20837
20838
20839
20840
20841
20842
20843
20844
20845
20846
20847
20848
20849
20850
20851
20852
20853
20854
20855
20856
20857
20858
20859
20860
20861
20862
20863
20864
20865
20866
20867
20868
20869
20870
20871
20872
20873
20874
20875
20876
20877
20878
20879
20880
20881
20882
20883
20884
20885
20886
20887
20888
20889
20890
20891
20892
| /*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|* *|
|* Machine Code Emitter *|
|* *|
|* Automatically generated file, do not edit! *|
|* *|
\*===----------------------------------------------------------------------===*/
uint64_t ARMMCCodeEmitter::getBinaryCodeForInstr(const MCInst &MI,
SmallVectorImpl<MCFixup> &Fixups,
const MCSubtargetInfo &STI) const {
static const uint64_t InstBits[] = {
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(0),
UINT64_C(44040192), // ADCri
UINT64_C(10485760), // ADCrr
UINT64_C(10485760), // ADCrsi
UINT64_C(10485776), // ADCrsr
UINT64_C(41943040), // ADDri
UINT64_C(8388608), // ADDrr
UINT64_C(8388608), // ADDrsi
UINT64_C(8388624), // ADDrsr
UINT64_C(34537472), // ADR
UINT64_C(4088398656), // AESD
UINT64_C(4088398592), // AESE
UINT64_C(4088398784), // AESIMC
UINT64_C(4088398720), // AESMC
UINT64_C(33554432), // ANDri
UINT64_C(0), // ANDrr
UINT64_C(0), // ANDrsi
UINT64_C(16), // ANDrsr
UINT64_C(130023455), // BFC
UINT64_C(130023440), // BFI
UINT64_C(62914560), // BICri
UINT64_C(29360128), // BICrr
UINT64_C(29360128), // BICrsi
UINT64_C(29360144), // BICrsr
UINT64_C(3776970864), // BKPT
UINT64_C(3942645760), // BL
UINT64_C(3778019120), // BLX
UINT64_C(19922736), // BLX_pred
UINT64_C(4194304000), // BLXi
UINT64_C(184549376), // BL_pred
UINT64_C(3778019088), // BX
UINT64_C(19922720), // BXJ
UINT64_C(19922718), // BX_RET
UINT64_C(19922704), // BX_pred
UINT64_C(167772160), // Bcc
UINT64_C(234881024), // CDP
UINT64_C(4261412864), // CDP2
UINT64_C(4118802463), // CLREX
UINT64_C(24055568), // CLZ
UINT64_C(57671680), // CMNri
UINT64_C(24117248), // CMNzrr
UINT64_C(24117248), // CMNzrsi
UINT64_C(24117264), // CMNzrsr
UINT64_C(55574528), // CMPri
UINT64_C(22020096), // CMPrr
UINT64_C(22020096), // CMPrsi
UINT64_C(22020112), // CMPrsr
UINT64_C(4043440128), // CPS1p
UINT64_C(4043309056), // CPS2p
UINT64_C(4043440128), // CPS3p
UINT64_C(3774873664), // CRC32B
UINT64_C(3774874176), // CRC32CB
UINT64_C(3776971328), // CRC32CH
UINT64_C(3779068480), // CRC32CW
UINT64_C(3776970816), // CRC32H
UINT64_C(3779067968), // CRC32W
UINT64_C(52490480), // DBG
UINT64_C(4118802512), // DMB
UINT64_C(4118802496), // DSB
UINT64_C(35651584), // EORri
UINT64_C(2097152), // EORrr
UINT64_C(2097152), // EORrsi
UINT64_C(2097168), // EORrsr
UINT64_C(23068782), // ERET
UINT64_C(246418176), // FCONSTD
UINT64_C(246417664), // FCONSTH
UINT64_C(246417920), // FCONSTS
UINT64_C(221252353), // FLDMXDB_UPD
UINT64_C(210766593), // FLDMXIA
UINT64_C(212863745), // FLDMXIA_UPD
UINT64_C(250739216), // FMSTAT
UINT64_C(220203777), // FSTMXDB_UPD
UINT64_C(209718017), // FSTMXIA
UINT64_C(211815169), // FSTMXIA_UPD
UINT64_C(52490240), // HINT
UINT64_C(3774873712), // HLT
UINT64_C(3779068016), // HVC
UINT64_C(4118802528), // ISB
UINT64_C(26217631), // LDA
UINT64_C(30411935), // LDAB
UINT64_C(26218143), // LDAEX
UINT64_C(30412447), // LDAEXB
UINT64_C(28315295), // LDAEXD
UINT64_C(32509599), // LDAEXH
UINT64_C(32509087), // LDAH
UINT64_C(4249878528), // LDC2L_OFFSET
UINT64_C(4241489920), // LDC2L_OPTION
UINT64_C(4235198464), // LDC2L_POST
UINT64_C(4251975680), // LDC2L_PRE
UINT64_C(4245684224), // LDC2_OFFSET
UINT64_C(4237295616), // LDC2_OPTION
UINT64_C(4231004160), // LDC2_POST
UINT64_C(4247781376), // LDC2_PRE
UINT64_C(223346688), // LDCL_OFFSET
UINT64_C(214958080), // LDCL_OPTION
UINT64_C(208666624), // LDCL_POST
UINT64_C(225443840), // LDCL_PRE
UINT64_C(219152384), // LDC_OFFSET
UINT64_C(210763776), // LDC_OPTION
UINT64_C(204472320), // LDC_POST
UINT64_C(221249536), // LDC_PRE
UINT64_C(135266304), // LDMDA
UINT64_C(137363456), // LDMDA_UPD
UINT64_C(152043520), // LDMDB
UINT64_C(154140672), // LDMDB_UPD
UINT64_C(143654912), // LDMIA
UINT64_C(145752064), // LDMIA_UPD
UINT64_C(160432128), // LDMIB
UINT64_C(162529280), // LDMIB_UPD
UINT64_C(74448896), // LDRBT_POST_IMM
UINT64_C(108003328), // LDRBT_POST_REG
UINT64_C(72351744), // LDRB_POST_IMM
UINT64_C(105906176), // LDRB_POST_REG
UINT64_C(91226112), // LDRB_PRE_IMM
UINT64_C(124780544), // LDRB_PRE_REG
UINT64_C(89128960), // LDRBi12
UINT64_C(122683392), // LDRBrs
UINT64_C(16777424), // LDRD
UINT64_C(208), // LDRD_POST
UINT64_C(18874576), // LDRD_PRE
UINT64_C(26218399), // LDREX
UINT64_C(30412703), // LDREXB
UINT64_C(28315551), // LDREXD
UINT64_C(32509855), // LDREXH
UINT64_C(17825968), // LDRH
UINT64_C(7340208), // LDRHTi
UINT64_C(3145904), // LDRHTr
UINT64_C(1048752), // LDRH_POST
UINT64_C(19923120), // LDRH_PRE
UINT64_C(17826000), // LDRSB
UINT64_C(7340240), // LDRSBTi
UINT64_C(3145936), // LDRSBTr
UINT64_C(1048784), // LDRSB_POST
UINT64_C(19923152), // LDRSB_PRE
UINT64_C(17826032), // LDRSH
UINT64_C(7340272), // LDRSHTi
UINT64_C(3145968), // LDRSHTr
UINT64_C(1048816), // LDRSH_POST
UINT64_C(19923184), // LDRSH_PRE
UINT64_C(70254592), // LDRT_POST_IMM
UINT64_C(103809024), // LDRT_POST_REG
UINT64_C(68157440), // LDR_POST_IMM
UINT64_C(101711872), // LDR_POST_REG
UINT64_C(87031808), // LDR_PRE_IMM
UINT64_C(120586240), // LDR_PRE_REG
UINT64_C(85917696), // LDRcp
UINT64_C(84934656), // LDRi12
UINT64_C(118489088), // LDRrs
UINT64_C(234881040), // MCR
UINT64_C(4261412880), // MCR2
UINT64_C(205520896), // MCRR
UINT64_C(4232052736), // MCRR2
UINT64_C(2097296), // MLA
UINT64_C(6291600), // MLS
UINT64_C(27324430), // MOVPCLR
UINT64_C(54525952), // MOVTi16
UINT64_C(60817408), // MOVi
UINT64_C(50331648), // MOVi16
UINT64_C(27262976), // MOVr
UINT64_C(27262976), // MOVr_TC
UINT64_C(27262976), // MOVsi
UINT64_C(27262992), // MOVsr
UINT64_C(235929616), // MRC
UINT64_C(4262461456), // MRC2
UINT64_C(206569472), // MRRC
UINT64_C(4233101312), // MRRC2
UINT64_C(17760256), // MRS
UINT64_C(16777728), // MRSbanked
UINT64_C(21954560), // MRSsys
UINT64_C(18935808), // MSR
UINT64_C(18936320), // MSRbanked
UINT64_C(52490240), // MSRi
UINT64_C(144), // MUL
UINT64_C(3931111727), // MVE_ASRLi
UINT64_C(3931111725), // MVE_ASRLr
UINT64_C(4027637761), // MVE_DLSTP_16
UINT64_C(4028686337), // MVE_DLSTP_32
UINT64_C(4029734913), // MVE_DLSTP_64
UINT64_C(4026589185), // MVE_DLSTP_8
UINT64_C(4027572225), // MVE_LCTP
UINT64_C(4028612609), // MVE_LETP
UINT64_C(3931111695), // MVE_LSLLi
UINT64_C(3931111693), // MVE_LSLLr
UINT64_C(3931111711), // MVE_LSRL
UINT64_C(3931115309), // MVE_SQRSHR
UINT64_C(3931177261), // MVE_SQRSHRL
UINT64_C(3931115327), // MVE_SQSHL
UINT64_C(3931177279), // MVE_SQSHLL
UINT64_C(3931115311), // MVE_SRSHR
UINT64_C(3931177263), // MVE_SRSHRL
UINT64_C(3931115277), // MVE_UQRSHL
UINT64_C(3931177229), // MVE_UQRSHLL
UINT64_C(3931115279), // MVE_UQSHL
UINT64_C(3931177231), // MVE_UQSHLL
UINT64_C(3931115295), // MVE_URSHR
UINT64_C(3931177247), // MVE_URSHRL
UINT64_C(4002418433), // MVE_VABAVs16
UINT64_C(4003467009), // MVE_VABAVs32
UINT64_C(4001369857), // MVE_VABAVs8
UINT64_C(4270853889), // MVE_VABAVu16
UINT64_C(4271902465), // MVE_VABAVu32
UINT64_C(4269805313), // MVE_VABAVu8
UINT64_C(4281339200), // MVE_VABDf16
UINT64_C(4280290624), // MVE_VABDf32
UINT64_C(4010805056), // MVE_VABDs16
UINT64_C(4011853632), // MVE_VABDs32
UINT64_C(4009756480), // MVE_VABDs8
UINT64_C(4279240512), // MVE_VABDu16
UINT64_C(4280289088), // MVE_VABDu32
UINT64_C(4278191936), // MVE_VABDu8
UINT64_C(4290053952), // MVE_VABSf16
UINT64_C(4290316096), // MVE_VABSf32
UINT64_C(4290052928), // MVE_VABSs16
UINT64_C(4290315072), // MVE_VABSs32
UINT64_C(4289790784), // MVE_VABSs8
UINT64_C(3996126976), // MVE_VADC
UINT64_C(3996131072), // MVE_VADCI
UINT64_C(4001959712), // MVE_VADDLVs32acc
UINT64_C(4001959680), // MVE_VADDLVs32no_acc
UINT64_C(4270395168), // MVE_VADDLVu32acc
UINT64_C(4270395136), // MVE_VADDLVu32no_acc
UINT64_C(4009037600), // MVE_VADDVs16acc
UINT64_C(4009037568), // MVE_VADDVs16no_acc
UINT64_C(4009299744), // MVE_VADDVs32acc
UINT64_C(4009299712), // MVE_VADDVs32no_acc
UINT64_C(4008775456), // MVE_VADDVs8acc
UINT64_C(4008775424), // MVE_VADDVs8no_acc
UINT64_C(4277473056), // MVE_VADDVu16acc
UINT64_C(4277473024), // MVE_VADDVu16no_acc
UINT64_C(4277735200), // MVE_VADDVu32acc
UINT64_C(4277735168), // MVE_VADDVu32no_acc
UINT64_C(4277210912), // MVE_VADDVu8acc
UINT64_C(4277210880), // MVE_VADDVu8no_acc
UINT64_C(4264562496), // MVE_VADD_qr_f16
UINT64_C(3996127040), // MVE_VADD_qr_f32
UINT64_C(3994095424), // MVE_VADD_qr_i16
UINT64_C(3995144000), // MVE_VADD_qr_i32
UINT64_C(3993046848), // MVE_VADD_qr_i8
UINT64_C(4010806592), // MVE_VADDf16
UINT64_C(4009758016), // MVE_VADDf32
UINT64_C(4010805312), // MVE_VADDi16
UINT64_C(4011853888), // MVE_VADDi32
UINT64_C(4009756736), // MVE_VADDi8
UINT64_C(4009754960), // MVE_VAND
UINT64_C(4010803536), // MVE_VBIC
UINT64_C(4018143600), // MVE_VBICIZ0v4i32
UINT64_C(4018145648), // MVE_VBICIZ0v8i16
UINT64_C(4018144624), // MVE_VBICIZ16v4i32
UINT64_C(4018145136), // MVE_VBICIZ24v4i32
UINT64_C(4018144112), // MVE_VBICIZ8v4i32
UINT64_C(4018146160), // MVE_VBICIZ8v8i16
UINT64_C(4262534752), // MVE_VBRSR16
UINT64_C(4263583328), // MVE_VBRSR32
UINT64_C(4261486176), // MVE_VBRSR8
UINT64_C(4236249152), // MVE_VCADDf16
UINT64_C(4237297728), // MVE_VCADDf32
UINT64_C(4262465280), // MVE_VCADDi16
UINT64_C(4263513856), // MVE_VCADDi32
UINT64_C(4261416704), // MVE_VCADDi8
UINT64_C(4289987648), // MVE_VCLSs16
UINT64_C(4290249792), // MVE_VCLSs32
UINT64_C(4289725504), // MVE_VCLSs8
UINT64_C(4289987776), // MVE_VCLZs16
UINT64_C(4290249920), // MVE_VCLZs32
UINT64_C(4289725632), // MVE_VCLZs8
UINT64_C(4229957696), // MVE_VCMLAf16
UINT64_C(4231006272), // MVE_VCMLAf32
UINT64_C(4264627968), // MVE_VCMPf16
UINT64_C(4264628032), // MVE_VCMPf16r
UINT64_C(3996192512), // MVE_VCMPf32
UINT64_C(3996192576), // MVE_VCMPf32r
UINT64_C(4262530816), // MVE_VCMPi16
UINT64_C(4262530880), // MVE_VCMPi16r
UINT64_C(4263579392), // MVE_VCMPi32
UINT64_C(4263579456), // MVE_VCMPi32r
UINT64_C(4261482240), // MVE_VCMPi8
UINT64_C(4261482304), // MVE_VCMPi8r
UINT64_C(4262534912), // MVE_VCMPs16
UINT64_C(4262534976), // MVE_VCMPs16r
UINT64_C(4263583488), // MVE_VCMPs32
UINT64_C(4263583552), // MVE_VCMPs32r
UINT64_C(4261486336), // MVE_VCMPs8
UINT64_C(4261486400), // MVE_VCMPs8r
UINT64_C(4262530817), // MVE_VCMPu16
UINT64_C(4262530912), // MVE_VCMPu16r
UINT64_C(4263579393), // MVE_VCMPu32
UINT64_C(4263579488), // MVE_VCMPu32r
UINT64_C(4261482241), // MVE_VCMPu8
UINT64_C(4261482336), // MVE_VCMPu8r
UINT64_C(3996126720), // MVE_VCMULf16
UINT64_C(4264562176), // MVE_VCMULf32
UINT64_C(4027639809), // MVE_VCTP16
UINT64_C(4028688385), // MVE_VCTP32
UINT64_C(4029736961), // MVE_VCTP64
UINT64_C(4026591233), // MVE_VCTP8
UINT64_C(3997109761), // MVE_VCVTf16f32bh
UINT64_C(3997113857), // MVE_VCVTf16f32th
UINT64_C(4021292112), // MVE_VCVTf16s16_fix
UINT64_C(4290184768), // MVE_VCVTf16s16n
UINT64_C(4289727568), // MVE_VCVTf16u16_fix
UINT64_C(4290184896), // MVE_VCVTf16u16n
UINT64_C(4265545217), // MVE_VCVTf32f16bh
UINT64_C(4265549313), // MVE_VCVTf32f16th
UINT64_C(4020244048), // MVE_VCVTf32s32_fix
UINT64_C(4290446912), // MVE_VCVTf32s32n
UINT64_C(4288679504), // MVE_VCVTf32u32_fix
UINT64_C(4290447040), // MVE_VCVTf32u32n
UINT64_C(4021292368), // MVE_VCVTs16f16_fix
UINT64_C(4290183232), // MVE_VCVTs16f16a
UINT64_C(4290184000), // MVE_VCVTs16f16m
UINT64_C(4290183488), // MVE_VCVTs16f16n
UINT64_C(4290183744), // MVE_VCVTs16f16p
UINT64_C(4290185024), // MVE_VCVTs16f16z
UINT64_C(4020244304), // MVE_VCVTs32f32_fix
UINT64_C(4290445376), // MVE_VCVTs32f32a
UINT64_C(4290446144), // MVE_VCVTs32f32m
UINT64_C(4290445632), // MVE_VCVTs32f32n
UINT64_C(4290445888), // MVE_VCVTs32f32p
UINT64_C(4290447168), // MVE_VCVTs32f32z
UINT64_C(4289727824), // MVE_VCVTu16f16_fix
UINT64_C(4290183360), // MVE_VCVTu16f16a
UINT64_C(4290184128), // MVE_VCVTu16f16m
UINT64_C(4290183616), // MVE_VCVTu16f16n
UINT64_C(4290183872), // MVE_VCVTu16f16p
UINT64_C(4290185152), // MVE_VCVTu16f16z
UINT64_C(4288679760), // MVE_VCVTu32f32_fix
UINT64_C(4290445504), // MVE_VCVTu32f32a
UINT64_C(4290446272), // MVE_VCVTu32f32m
UINT64_C(4290445760), // MVE_VCVTu32f32n
UINT64_C(4290446016), // MVE_VCVTu32f32p
UINT64_C(4290447296), // MVE_VCVTu32f32z
UINT64_C(3994099566), // MVE_VDDUPu16
UINT64_C(3995148142), // MVE_VDDUPu32
UINT64_C(3993050990), // MVE_VDDUPu8
UINT64_C(4003466032), // MVE_VDUP16
UINT64_C(4003466000), // MVE_VDUP32
UINT64_C(4007660304), // MVE_VDUP8
UINT64_C(3994099552), // MVE_VDWDUPu16
UINT64_C(3995148128), // MVE_VDWDUPu32
UINT64_C(3993050976), // MVE_VDWDUPu8
UINT64_C(4278190416), // MVE_VEOR
UINT64_C(4264631872), // MVE_VFMA_qr_Sf16
UINT64_C(3996196416), // MVE_VFMA_qr_Sf32
UINT64_C(4264627776), // MVE_VFMA_qr_f16
UINT64_C(3996192320), // MVE_VFMA_qr_f32
UINT64_C(4010806352), // MVE_VFMAf16
UINT64_C(4009757776), // MVE_VFMAf32
UINT64_C(4012903504), // MVE_VFMSf16
UINT64_C(4011854928), // MVE_VFMSf32
UINT64_C(3994029888), // MVE_VHADD_qr_s16
UINT64_C(3995078464), // MVE_VHADD_qr_s32
UINT64_C(3992981312), // MVE_VHADD_qr_s8
UINT64_C(4262465344), // MVE_VHADD_qr_u16
UINT64_C(4263513920), // MVE_VHADD_qr_u32
UINT64_C(4261416768), // MVE_VHADD_qr_u8
UINT64_C(4010803264), // MVE_VHADDs16
UINT64_C(4011851840), // MVE_VHADDs32
UINT64_C(4009754688), // MVE_VHADDs8
UINT64_C(4279238720), // MVE_VHADDu16
UINT64_C(4280287296), // MVE_VHADDu32
UINT64_C(4278190144), // MVE_VHADDu8
UINT64_C(3994029824), // MVE_VHCADDs16
UINT64_C(3995078400), // MVE_VHCADDs32
UINT64_C(3992981248), // MVE_VHCADDs8
UINT64_C(3994033984), // MVE_VHSUB_qr_s16
UINT64_C(3995082560), // MVE_VHSUB_qr_s32
UINT64_C(3992985408), // MVE_VHSUB_qr_s8
UINT64_C(4262469440), // MVE_VHSUB_qr_u16
UINT64_C(4263518016), // MVE_VHSUB_qr_u32
UINT64_C(4261420864), // MVE_VHSUB_qr_u8
UINT64_C(4010803776), // MVE_VHSUBs16
UINT64_C(4011852352), // MVE_VHSUBs32
UINT64_C(4009755200), // MVE_VHSUBs8
UINT64_C(4279239232), // MVE_VHSUBu16
UINT64_C(4280287808), // MVE_VHSUBu32
UINT64_C(4278190656), // MVE_VHSUBu8
UINT64_C(3994095470), // MVE_VIDUPu16
UINT64_C(3995144046), // MVE_VIDUPu32
UINT64_C(3993046894), // MVE_VIDUPu8
UINT64_C(3994095456), // MVE_VIWDUPu16
UINT64_C(3995144032), // MVE_VIWDUPu32
UINT64_C(3993046880), // MVE_VIWDUPu8
UINT64_C(4237303424), // MVE_VLD20_16
UINT64_C(4239400576), // MVE_VLD20_16_wb
UINT64_C(4237303552), // MVE_VLD20_32
UINT64_C(4239400704), // MVE_VLD20_32_wb
UINT64_C(4237303296), // MVE_VLD20_8
UINT64_C(4239400448), // MVE_VLD20_8_wb
UINT64_C(4237303456), // MVE_VLD21_16
UINT64_C(4239400608), // MVE_VLD21_16_wb
UINT64_C(4237303584), // MVE_VLD21_32
UINT64_C(4239400736), // MVE_VLD21_32_wb
UINT64_C(4237303328), // MVE_VLD21_8
UINT64_C(4239400480), // MVE_VLD21_8_wb
UINT64_C(4237303425), // MVE_VLD40_16
UINT64_C(4239400577), // MVE_VLD40_16_wb
UINT64_C(4237303553), // MVE_VLD40_32
UINT64_C(4239400705), // MVE_VLD40_32_wb
UINT64_C(4237303297), // MVE_VLD40_8
UINT64_C(4239400449), // MVE_VLD40_8_wb
UINT64_C(4237303457), // MVE_VLD41_16
UINT64_C(4239400609), // MVE_VLD41_16_wb
UINT64_C(4237303585), // MVE_VLD41_32
UINT64_C(4239400737), // MVE_VLD41_32_wb
UINT64_C(4237303329), // MVE_VLD41_8
UINT64_C(4239400481), // MVE_VLD41_8_wb
UINT64_C(4237303489), // MVE_VLD42_16
UINT64_C(4239400641), // MVE_VLD42_16_wb
UINT64_C(4237303617), // MVE_VLD42_32
UINT64_C(4239400769), // MVE_VLD42_32_wb
UINT64_C(4237303361), // MVE_VLD42_8
UINT64_C(4239400513), // MVE_VLD42_8_wb
UINT64_C(4237303521), // MVE_VLD43_16
UINT64_C(4239400673), // MVE_VLD43_16_wb
UINT64_C(4237303649), // MVE_VLD43_32
UINT64_C(4239400801), // MVE_VLD43_32_wb
UINT64_C(4237303393), // MVE_VLD43_8
UINT64_C(4239400545), // MVE_VLD43_8_wb
UINT64_C(3977252480), // MVE_VLDRBS16
UINT64_C(3962572416), // MVE_VLDRBS16_post
UINT64_C(3979349632), // MVE_VLDRBS16_pre
UINT64_C(3968863872), // MVE_VLDRBS16_rq
UINT64_C(3977252608), // MVE_VLDRBS32
UINT64_C(3962572544), // MVE_VLDRBS32_post
UINT64_C(3979349760), // MVE_VLDRBS32_pre
UINT64_C(3968864000), // MVE_VLDRBS32_rq
UINT64_C(4245687936), // MVE_VLDRBU16
UINT64_C(4231007872), // MVE_VLDRBU16_post
UINT64_C(4247785088), // MVE_VLDRBU16_pre
UINT64_C(4237299328), // MVE_VLDRBU16_rq
UINT64_C(4245688064), // MVE_VLDRBU32
UINT64_C(4231008000), // MVE_VLDRBU32_post
UINT64_C(4247785216), // MVE_VLDRBU32_pre
UINT64_C(4237299456), // MVE_VLDRBU32_rq
UINT64_C(3977256448), // MVE_VLDRBU8
UINT64_C(3962576384), // MVE_VLDRBU8_post
UINT64_C(3979353600), // MVE_VLDRBU8_pre
UINT64_C(4237299200), // MVE_VLDRBU8_rq
UINT64_C(4245692160), // MVE_VLDRDU64_qi
UINT64_C(4247789312), // MVE_VLDRDU64_qi_pre
UINT64_C(4237299665), // MVE_VLDRDU64_rq
UINT64_C(4237299664), // MVE_VLDRDU64_rq_u
UINT64_C(3977776896), // MVE_VLDRHS32
UINT64_C(3963096832), // MVE_VLDRHS32_post
UINT64_C(3979874048), // MVE_VLDRHS32_pre
UINT64_C(3968864017), // MVE_VLDRHS32_rq
UINT64_C(3968864016), // MVE_VLDRHS32_rq_u
UINT64_C(3977256576), // MVE_VLDRHU16
UINT64_C(3962576512), // MVE_VLDRHU16_post
UINT64_C(3979353728), // MVE_VLDRHU16_pre
UINT64_C(4237299345), // MVE_VLDRHU16_rq
UINT64_C(4237299344), // MVE_VLDRHU16_rq_u
UINT64_C(4246212352), // MVE_VLDRHU32
UINT64_C(4231532288), // MVE_VLDRHU32_post
UINT64_C(4248309504), // MVE_VLDRHU32_pre
UINT64_C(4237299473), // MVE_VLDRHU32_rq
UINT64_C(4237299472), // MVE_VLDRHU32_rq_u
UINT64_C(3977256704), // MVE_VLDRWU32
UINT64_C(3962576640), // MVE_VLDRWU32_post
UINT64_C(3979353856), // MVE_VLDRWU32_pre
UINT64_C(4245691904), // MVE_VLDRWU32_qi
UINT64_C(4247789056), // MVE_VLDRWU32_qi_pre
UINT64_C(4237299521), // MVE_VLDRWU32_rq
UINT64_C(4237299520), // MVE_VLDRWU32_rq_u
UINT64_C(4007923456), // MVE_VMAXAVs16
UINT64_C(4008185600), // MVE_VMAXAVs32
UINT64_C(4007661312), // MVE_VMAXAVs8
UINT64_C(3996585601), // MVE_VMAXAs16
UINT64_C(3996847745), // MVE_VMAXAs32
UINT64_C(3996323457), // MVE_VMAXAs8
UINT64_C(4276883200), // MVE_VMAXNMAVf16
UINT64_C(4008447744), // MVE_VMAXNMAVf32
UINT64_C(4265545345), // MVE_VMAXNMAf16
UINT64_C(3997109889), // MVE_VMAXNMAf32
UINT64_C(4277014272), // MVE_VMAXNMVf16
UINT64_C(4008578816), // MVE_VMAXNMVf32
UINT64_C(4279242576), // MVE_VMAXNMf16
UINT64_C(4278194000), // MVE_VMAXNMf32
UINT64_C(4008054528), // MVE_VMAXVs16
UINT64_C(4008316672), // MVE_VMAXVs32
UINT64_C(4007792384), // MVE_VMAXVs8
UINT64_C(4276489984), // MVE_VMAXVu16
UINT64_C(4276752128), // MVE_VMAXVu32
UINT64_C(4276227840), // MVE_VMAXVu8
UINT64_C(4010804800), // MVE_VMAXs16
UINT64_C(4011853376), // MVE_VMAXs32
UINT64_C(4009756224), // MVE_VMAXs8
UINT64_C(4279240256), // MVE_VMAXu16
UINT64_C(4280288832), // MVE_VMAXu32
UINT64_C(4278191680), // MVE_VMAXu8
UINT64_C(4007923584), // MVE_VMINAVs16
UINT64_C(4008185728), // MVE_VMINAVs32
UINT64_C(4007661440), // MVE_VMINAVs8
UINT64_C(3996589697), // MVE_VMINAs16
UINT64_C(3996851841), // MVE_VMINAs32
UINT64_C(3996327553), // MVE_VMINAs8
UINT64_C(4276883328), // MVE_VMINNMAVf16
UINT64_C(4008447872), // MVE_VMINNMAVf32
UINT64_C(4265549441), // MVE_VMINNMAf16
UINT64_C(3997113985), // MVE_VMINNMAf32
UINT64_C(4277014400), // MVE_VMINNMVf16
UINT64_C(4008578944), // MVE_VMINNMVf32
UINT64_C(4281339728), // MVE_VMINNMf16
UINT64_C(4280291152), // MVE_VMINNMf32
UINT64_C(4008054656), // MVE_VMINVs16
UINT64_C(4008316800), // MVE_VMINVs32
UINT64_C(4007792512), // MVE_VMINVs8
UINT64_C(4276490112), // MVE_VMINVu16
UINT64_C(4276752256), // MVE_VMINVu32
UINT64_C(4276227968), // MVE_VMINVu8
UINT64_C(4010804816), // MVE_VMINs16
UINT64_C(4011853392), // MVE_VMINs32
UINT64_C(4009756240), // MVE_VMINs8
UINT64_C(4279240272), // MVE_VMINu16
UINT64_C(4280288848), // MVE_VMINu32
UINT64_C(4278191696), // MVE_VMINu8
UINT64_C(4008709664), // MVE_VMLADAVas16
UINT64_C(4008775200), // MVE_VMLADAVas32
UINT64_C(4008709920), // MVE_VMLADAVas8
UINT64_C(4277145120), // MVE_VMLADAVau16
UINT64_C(4277210656), // MVE_VMLADAVau32
UINT64_C(4277145376), // MVE_VMLADAVau8
UINT64_C(4008713760), // MVE_VMLADAVaxs16
UINT64_C(4008779296), // MVE_VMLADAVaxs32
UINT64_C(4008714016), // MVE_VMLADAVaxs8
UINT64_C(4008709632), // MVE_VMLADAVs16
UINT64_C(4008775168), // MVE_VMLADAVs32
UINT64_C(4008709888), // MVE_VMLADAVs8
UINT64_C(4277145088), // MVE_VMLADAVu16
UINT64_C(4277210624), // MVE_VMLADAVu32
UINT64_C(4277145344), // MVE_VMLADAVu8
UINT64_C(4008713728), // MVE_VMLADAVxs16
UINT64_C(4008779264), // MVE_VMLADAVxs32
UINT64_C(4008713984), // MVE_VMLADAVxs8
UINT64_C(4001369632), // MVE_VMLALDAVas16
UINT64_C(4001435168), // MVE_VMLALDAVas32
UINT64_C(4269805088), // MVE_VMLALDAVau16
UINT64_C(4269870624), // MVE_VMLALDAVau32
UINT64_C(4001373728), // MVE_VMLALDAVaxs16
UINT64_C(4001439264), // MVE_VMLALDAVaxs32
UINT64_C(4001369600), // MVE_VMLALDAVs16
UINT64_C(4001435136), // MVE_VMLALDAVs32
UINT64_C(4269805056), // MVE_VMLALDAVu16
UINT64_C(4269870592), // MVE_VMLALDAVu32
UINT64_C(4001373696), // MVE_VMLALDAVxs16
UINT64_C(4001439232), // MVE_VMLALDAVxs32
UINT64_C(3994099264), // MVE_VMLAS_qr_s16
UINT64_C(3995147840), // MVE_VMLAS_qr_s32
UINT64_C(3993050688), // MVE_VMLAS_qr_s8
UINT64_C(4262534720), // MVE_VMLAS_qr_u16
UINT64_C(4263583296), // MVE_VMLAS_qr_u32
UINT64_C(4261486144), // MVE_VMLAS_qr_u8
UINT64_C(3994095168), // MVE_VMLA_qr_s16
UINT64_C(3995143744), // MVE_VMLA_qr_s32
UINT64_C(3993046592), // MVE_VMLA_qr_s8
UINT64_C(4262530624), // MVE_VMLA_qr_u16
UINT64_C(4263579200), // MVE_VMLA_qr_u32
UINT64_C(4261482048), // MVE_VMLA_qr_u8
UINT64_C(4008709665), // MVE_VMLSDAVas16
UINT64_C(4008775201), // MVE_VMLSDAVas32
UINT64_C(4277145121), // MVE_VMLSDAVas8
UINT64_C(4008713761), // MVE_VMLSDAVaxs16
UINT64_C(4008779297), // MVE_VMLSDAVaxs32
UINT64_C(4277149217), // MVE_VMLSDAVaxs8
UINT64_C(4008709633), // MVE_VMLSDAVs16
UINT64_C(4008775169), // MVE_VMLSDAVs32
UINT64_C(4277145089), // MVE_VMLSDAVs8
UINT64_C(4008713729), // MVE_VMLSDAVxs16
UINT64_C(4008779265), // MVE_VMLSDAVxs32
UINT64_C(4277149185), // MVE_VMLSDAVxs8
UINT64_C(4001369633), // MVE_VMLSLDAVas16
UINT64_C(4001435169), // MVE_VMLSLDAVas32
UINT64_C(4001373729), // MVE_VMLSLDAVaxs16
UINT64_C(4001439265), // MVE_VMLSLDAVaxs32
UINT64_C(4001369601), // MVE_VMLSLDAVs16
UINT64_C(4001435137), // MVE_VMLSLDAVs32
UINT64_C(4001373697), // MVE_VMLSLDAVxs16
UINT64_C(4001439233), // MVE_VMLSLDAVxs32
UINT64_C(4004515648), // MVE_VMOVLs16bh
UINT64_C(4004519744), // MVE_VMOVLs16th
UINT64_C(4003991360), // MVE_VMOVLs8bh
UINT64_C(4003995456), // MVE_VMOVLs8th
UINT64_C(4272951104), // MVE_VMOVLu16bh
UINT64_C(4272955200), // MVE_VMOVLu16th
UINT64_C(4272426816), // MVE_VMOVLu8bh
UINT64_C(4272430912), // MVE_VMOVLu8th
UINT64_C(4264627841), // MVE_VMOVNi16bh
UINT64_C(4264631937), // MVE_VMOVNi16th
UINT64_C(4264889985), // MVE_VMOVNi32bh
UINT64_C(4264894081), // MVE_VMOVNi32th
UINT64_C(3994028816), // MVE_VMOV_from_lane_32
UINT64_C(3994028848), // MVE_VMOV_from_lane_s16
UINT64_C(3998223120), // MVE_VMOV_from_lane_s8
UINT64_C(4002417456), // MVE_VMOV_from_lane_u16
UINT64_C(4006611728), // MVE_VMOV_from_lane_u8
UINT64_C(3960475392), // MVE_VMOV_q_rr
UINT64_C(3959426816), // MVE_VMOV_rr_q
UINT64_C(3992980272), // MVE_VMOV_to_lane_16
UINT64_C(3992980240), // MVE_VMOV_to_lane_32
UINT64_C(3997174544), // MVE_VMOV_to_lane_8
UINT64_C(4018147152), // MVE_VMOVimmf32
UINT64_C(4018145360), // MVE_VMOVimmi16
UINT64_C(4018143312), // MVE_VMOVimmi32
UINT64_C(4018146928), // MVE_VMOVimmi64
UINT64_C(4018146896), // MVE_VMOVimmi8
UINT64_C(3994095105), // MVE_VMULHs16
UINT64_C(3995143681), // MVE_VMULHs32
UINT64_C(3993046529), // MVE_VMULHs8
UINT64_C(4262530561), // MVE_VMULHu16
UINT64_C(4263579137), // MVE_VMULHu32
UINT64_C(4261481985), // MVE_VMULHu8
UINT64_C(4264627712), // MVE_VMULLp16bh
UINT64_C(4264631808), // MVE_VMULLp16th
UINT64_C(3996192256), // MVE_VMULLp8bh
UINT64_C(3996196352), // MVE_VMULLp8th
UINT64_C(3994095104), // MVE_VMULLs16bh
UINT64_C(3994099200), // MVE_VMULLs16th
UINT64_C(3995143680), // MVE_VMULLs32bh
UINT64_C(3995147776), // MVE_VMULLs32th
UINT64_C(3993046528), // MVE_VMULLs8bh
UINT64_C(3993050624), // MVE_VMULLs8th
UINT64_C(4262530560), // MVE_VMULLu16bh
UINT64_C(4262534656), // MVE_VMULLu16th
UINT64_C(4263579136), // MVE_VMULLu32bh
UINT64_C(4263583232), // MVE_VMULLu32th
UINT64_C(4261481984), // MVE_VMULLu8bh
UINT64_C(4261486080), // MVE_VMULLu8th
UINT64_C(4264627808), // MVE_VMUL_qr_f16
UINT64_C(3996192352), // MVE_VMUL_qr_f32
UINT64_C(3994099296), // MVE_VMUL_qr_i16
UINT64_C(3995147872), // MVE_VMUL_qr_i32
UINT64_C(3993050720), // MVE_VMUL_qr_i8
UINT64_C(4279242064), // MVE_VMULf16
UINT64_C(4278193488), // MVE_VMULf32
UINT64_C(4010805584), // MVE_VMULt1i16
UINT64_C(4011854160), // MVE_VMULt1i32
UINT64_C(4009757008), // MVE_VMULt1i8
UINT64_C(4289725888), // MVE_VMVN
UINT64_C(4018145392), // MVE_VMVNimmi16
UINT64_C(4018143344), // MVE_VMVNimmi32
UINT64_C(4290054080), // MVE_VNEGf16
UINT64_C(4290316224), // MVE_VNEGf32
UINT64_C(4290053056), // MVE_VNEGs16
UINT64_C(4290315200), // MVE_VNEGs32
UINT64_C(4289790912), // MVE_VNEGs8
UINT64_C(4012900688), // MVE_VORN
UINT64_C(4011852112), // MVE_VORR
UINT64_C(4018143568), // MVE_VORRIZ0v4i32
UINT64_C(4018145616), // MVE_VORRIZ0v8i16
UINT64_C(4018144592), // MVE_VORRIZ16v4i32
UINT64_C(4018145104), // MVE_VORRIZ24v4i32
UINT64_C(4018144080), // MVE_VORRIZ8v4i32
UINT64_C(4018146128), // MVE_VORRIZ8v8i16
UINT64_C(4264628045), // MVE_VPNOT
UINT64_C(4264627969), // MVE_VPSEL
UINT64_C(4264628045), // MVE_VPST
UINT64_C(4261482240), // MVE_VPTv16i8
UINT64_C(4261482304), // MVE_VPTv16i8r
UINT64_C(4261486336), // MVE_VPTv16s8
UINT64_C(4261486400), // MVE_VPTv16s8r
UINT64_C(4261482241), // MVE_VPTv16u8
UINT64_C(4261482336), // MVE_VPTv16u8r
UINT64_C(3996192512), // MVE_VPTv4f32
UINT64_C(3996192576), // MVE_VPTv4f32r
UINT64_C(4263579392), // MVE_VPTv4i32
UINT64_C(4263579456), // MVE_VPTv4i32r
UINT64_C(4263583488), // MVE_VPTv4s32
UINT64_C(4263583552), // MVE_VPTv4s32r
UINT64_C(4263579393), // MVE_VPTv4u32
UINT64_C(4263579488), // MVE_VPTv4u32r
UINT64_C(4264627968), // MVE_VPTv8f16
UINT64_C(4264628032), // MVE_VPTv8f16r
UINT64_C(4262530816), // MVE_VPTv8i16
UINT64_C(4262530880), // MVE_VPTv8i16r
UINT64_C(4262534912), // MVE_VPTv8s16
UINT64_C(4262534976), // MVE_VPTv8s16r
UINT64_C(4262530817), // MVE_VPTv8u16
UINT64_C(4262530912), // MVE_VPTv8u16r
UINT64_C(4289988416), // MVE_VQABSs16
UINT64_C(4290250560), // MVE_VQABSs32
UINT64_C(4289726272), // MVE_VQABSs8
UINT64_C(3994029920), // MVE_VQADD_qr_s16
UINT64_C(3995078496), // MVE_VQADD_qr_s32
UINT64_C(3992981344), // MVE_VQADD_qr_s8
UINT64_C(4262465376), // MVE_VQADD_qr_u16
UINT64_C(4263513952), // MVE_VQADD_qr_u32
UINT64_C(4261416800), // MVE_VQADD_qr_u8
UINT64_C(4010803280), // MVE_VQADDs16
UINT64_C(4011851856), // MVE_VQADDs32
UINT64_C(4009754704), // MVE_VQADDs8
UINT64_C(4279238736), // MVE_VQADDu16
UINT64_C(4280287312), // MVE_VQADDu32
UINT64_C(4278190160), // MVE_VQADDu8
UINT64_C(3994033664), // MVE_VQDMLADHXs16
UINT64_C(3995082240), // MVE_VQDMLADHXs32
UINT64_C(3992985088), // MVE_VQDMLADHXs8
UINT64_C(3994029568), // MVE_VQDMLADHs16
UINT64_C(3995078144), // MVE_VQDMLADHs32
UINT64_C(3992980992), // MVE_VQDMLADHs8
UINT64_C(3994029664), // MVE_VQDMLAH_qrs16
UINT64_C(3995078240), // MVE_VQDMLAH_qrs32
UINT64_C(3992981088), // MVE_VQDMLAH_qrs8
UINT64_C(3994033760), // MVE_VQDMLASH_qrs16
UINT64_C(3995082336), // MVE_VQDMLASH_qrs32
UINT64_C(3992985184), // MVE_VQDMLASH_qrs8
UINT64_C(4262469120), // MVE_VQDMLSDHXs16
UINT64_C(4263517696), // MVE_VQDMLSDHXs32
UINT64_C(4261420544), // MVE_VQDMLSDHXs8
UINT64_C(4262465024), // MVE_VQDMLSDHs16
UINT64_C(4263513600), // MVE_VQDMLSDHs32
UINT64_C(4261416448), // MVE_VQDMLSDHs8
UINT64_C(3994095200), // MVE_VQDMULH_qr_s16
UINT64_C(3995143776), // MVE_VQDMULH_qr_s32
UINT64_C(3993046624), // MVE_VQDMULH_qr_s8
UINT64_C(4010806080), // MVE_VQDMULHi16
UINT64_C(4011854656), // MVE_VQDMULHi32
UINT64_C(4009757504), // MVE_VQDMULHi8
UINT64_C(3996127072), // MVE_VQDMULL_qr_s16bh
UINT64_C(3996131168), // MVE_VQDMULL_qr_s16th
UINT64_C(4264562528), // MVE_VQDMULL_qr_s32bh
UINT64_C(4264566624), // MVE_VQDMULL_qr_s32th
UINT64_C(3996126977), // MVE_VQDMULLs16bh
UINT64_C(3996131073), // MVE_VQDMULLs16th
UINT64_C(4264562433), // MVE_VQDMULLs32bh
UINT64_C(4264566529), // MVE_VQDMULLs32th
UINT64_C(3996323329), // MVE_VQMOVNs16bh
UINT64_C(3996327425), // MVE_VQMOVNs16th
UINT64_C(3996585473), // MVE_VQMOVNs32bh
UINT64_C(3996589569), // MVE_VQMOVNs32th
UINT64_C(4264758785), // MVE_VQMOVNu16bh
UINT64_C(4264762881), // MVE_VQMOVNu16th
UINT64_C(4265020929), // MVE_VQMOVNu32bh
UINT64_C(4265025025), // MVE_VQMOVNu32th
UINT64_C(3996192385), // MVE_VQMOVUNs16bh
UINT64_C(3996196481), // MVE_VQMOVUNs16th
UINT64_C(3996454529), // MVE_VQMOVUNs32bh
UINT64_C(3996458625), // MVE_VQMOVUNs32th
UINT64_C(4289988544), // MVE_VQNEGs16
UINT64_C(4290250688), // MVE_VQNEGs32
UINT64_C(4289726400), // MVE_VQNEGs8
UINT64_C(3994033665), // MVE_VQRDMLADHXs16
UINT64_C(3995082241), // MVE_VQRDMLADHXs32
UINT64_C(3992985089), // MVE_VQRDMLADHXs8
UINT64_C(3994029569), // MVE_VQRDMLADHs16
UINT64_C(3995078145), // MVE_VQRDMLADHs32
UINT64_C(3992980993), // MVE_VQRDMLADHs8
UINT64_C(3994029632), // MVE_VQRDMLAH_qrs16
UINT64_C(3995078208), // MVE_VQRDMLAH_qrs32
UINT64_C(3992981056), // MVE_VQRDMLAH_qrs8
UINT64_C(3994033728), // MVE_VQRDMLASH_qrs16
UINT64_C(3995082304), // MVE_VQRDMLASH_qrs32
UINT64_C(3992985152), // MVE_VQRDMLASH_qrs8
UINT64_C(4262469121), // MVE_VQRDMLSDHXs16
UINT64_C(4263517697), // MVE_VQRDMLSDHXs32
UINT64_C(4261420545), // MVE_VQRDMLSDHXs8
UINT64_C(4262465025), // MVE_VQRDMLSDHs16
UINT64_C(4263513601), // MVE_VQRDMLSDHs32
UINT64_C(4261416449), // MVE_VQRDMLSDHs8
UINT64_C(4262530656), // MVE_VQRDMULH_qr_s16
UINT64_C(4263579232), // MVE_VQRDMULH_qr_s32
UINT64_C(4261482080), // MVE_VQRDMULH_qr_s8
UINT64_C(4279241536), // MVE_VQRDMULHi16
UINT64_C(4280290112), // MVE_VQRDMULHi32
UINT64_C(4278192960), // MVE_VQRDMULHi8
UINT64_C(4010804560), // MVE_VQRSHL_by_vecs16
UINT64_C(4011853136), // MVE_VQRSHL_by_vecs32
UINT64_C(4009755984), // MVE_VQRSHL_by_vecs8
UINT64_C(4279240016), // MVE_VQRSHL_by_vecu16
UINT64_C(4280288592), // MVE_VQRSHL_by_vecu32
UINT64_C(4278191440), // MVE_VQRSHL_by_vecu8
UINT64_C(3996589792), // MVE_VQRSHL_qrs16
UINT64_C(3996851936), // MVE_VQRSHL_qrs32
UINT64_C(3996327648), // MVE_VQRSHL_qrs8
UINT64_C(4265025248), // MVE_VQRSHL_qru16
UINT64_C(4265287392), // MVE_VQRSHL_qru32
UINT64_C(4264763104), // MVE_VQRSHL_qru8
UINT64_C(4001894209), // MVE_VQRSHRNbhs16
UINT64_C(4002418497), // MVE_VQRSHRNbhs32
UINT64_C(4270329665), // MVE_VQRSHRNbhu16
UINT64_C(4270853953), // MVE_VQRSHRNbhu32
UINT64_C(4001898305), // MVE_VQRSHRNths16
UINT64_C(4002422593), // MVE_VQRSHRNths32
UINT64_C(4270333761), // MVE_VQRSHRNthu16
UINT64_C(4270858049), // MVE_VQRSHRNthu32
UINT64_C(4270329792), // MVE_VQRSHRUNs16bh
UINT64_C(4270333888), // MVE_VQRSHRUNs16th
UINT64_C(4270854080), // MVE_VQRSHRUNs32bh
UINT64_C(4270858176), // MVE_VQRSHRUNs32th
UINT64_C(4287628880), // MVE_VQSHLU_imms16
UINT64_C(4288677456), // MVE_VQSHLU_imms32
UINT64_C(4287104592), // MVE_VQSHLU_imms8
UINT64_C(4010804304), // MVE_VQSHL_by_vecs16
UINT64_C(4011852880), // MVE_VQSHL_by_vecs32
UINT64_C(4009755728), // MVE_VQSHL_by_vecs8
UINT64_C(4279239760), // MVE_VQSHL_by_vecu16
UINT64_C(4280288336), // MVE_VQSHL_by_vecu32
UINT64_C(4278191184), // MVE_VQSHL_by_vecu8
UINT64_C(3996458720), // MVE_VQSHL_qrs16
UINT64_C(3996720864), // MVE_VQSHL_qrs32
UINT64_C(3996196576), // MVE_VQSHL_qrs8
UINT64_C(4264894176), // MVE_VQSHL_qru16
UINT64_C(4265156320), // MVE_VQSHL_qru32
UINT64_C(4264632032), // MVE_VQSHL_qru8
UINT64_C(4001894208), // MVE_VQSHRNbhs16
UINT64_C(4002418496), // MVE_VQSHRNbhs32
UINT64_C(4270329664), // MVE_VQSHRNbhu16
UINT64_C(4270853952), // MVE_VQSHRNbhu32
UINT64_C(4001898304), // MVE_VQSHRNths16
UINT64_C(4002422592), // MVE_VQSHRNths32
UINT64_C(4270333760), // MVE_VQSHRNthu16
UINT64_C(4270858048), // MVE_VQSHRNthu32
UINT64_C(4001894336), // MVE_VQSHRUNs16bh
UINT64_C(4001898432), // MVE_VQSHRUNs16th
UINT64_C(4002418624), // MVE_VQSHRUNs32bh
UINT64_C(4002422720), // MVE_VQSHRUNs32th
UINT64_C(3994034016), // MVE_VQSUB_qr_s16
UINT64_C(3995082592), // MVE_VQSUB_qr_s32
UINT64_C(3992985440), // MVE_VQSUB_qr_s8
UINT64_C(4262469472), // MVE_VQSUB_qr_u16
UINT64_C(4263518048), // MVE_VQSUB_qr_u32
UINT64_C(4261420896), // MVE_VQSUB_qr_u8
UINT64_C(4010803792), // MVE_VQSUBs16
UINT64_C(4011852368), // MVE_VQSUBs32
UINT64_C(4009755216), // MVE_VQSUBs8
UINT64_C(4279239248), // MVE_VQSUBu16
UINT64_C(4280287824), // MVE_VQSUBu32
UINT64_C(4278190672), // MVE_VQSUBu8
UINT64_C(4289724736), // MVE_VREV16_8
UINT64_C(4289986752), // MVE_VREV32_16
UINT64_C(4289724608), // MVE_VREV32_8
UINT64_C(4289986624), // MVE_VREV64_16
UINT64_C(4290248768), // MVE_VREV64_32
UINT64_C(4289724480), // MVE_VREV64_8
UINT64_C(4010803520), // MVE_VRHADDs16
UINT64_C(4011852096), // MVE_VRHADDs32
UINT64_C(4009754944), // MVE_VRHADDs8
UINT64_C(4279238976), // MVE_VRHADDu16
UINT64_C(4280287552), // MVE_VRHADDu32
UINT64_C(4278190400), // MVE_VRHADDu8
UINT64_C(4290118976), // MVE_VRINTf16A
UINT64_C(4290119360), // MVE_VRINTf16M
UINT64_C(4290118720), // MVE_VRINTf16N
UINT64_C(4290119616), // MVE_VRINTf16P
UINT64_C(4290118848), // MVE_VRINTf16X
UINT64_C(4290119104), // MVE_VRINTf16Z
UINT64_C(4290381120), // MVE_VRINTf32A
UINT64_C(4290381504), // MVE_VRINTf32M
UINT64_C(4290380864), // MVE_VRINTf32N
UINT64_C(4290381760), // MVE_VRINTf32P
UINT64_C(4290380992), // MVE_VRINTf32X
UINT64_C(4290381248), // MVE_VRINTf32Z
UINT64_C(4001369888), // MVE_VRMLALDAVHas32
UINT64_C(4269805344), // MVE_VRMLALDAVHau32
UINT64_C(4001373984), // MVE_VRMLALDAVHaxs32
UINT64_C(4001369856), // MVE_VRMLALDAVHs32
UINT64_C(4269805312), // MVE_VRMLALDAVHu32
UINT64_C(4001373952), // MVE_VRMLALDAVHxs32
UINT64_C(4269805089), // MVE_VRMLSLDAVHas32
UINT64_C(4269809185), // MVE_VRMLSLDAVHaxs32
UINT64_C(4269805057), // MVE_VRMLSLDAVHs32
UINT64_C(4269809153), // MVE_VRMLSLDAVHxs32
UINT64_C(3994099201), // MVE_VRMULHs16
UINT64_C(3995147777), // MVE_VRMULHs32
UINT64_C(3993050625), // MVE_VRMULHs8
UINT64_C(4262534657), // MVE_VRMULHu16
UINT64_C(4263583233), // MVE_VRMULHu32
UINT64_C(4261486081), // MVE_VRMULHu8
UINT64_C(4010804544), // MVE_VRSHL_by_vecs16
UINT64_C(4011853120), // MVE_VRSHL_by_vecs32
UINT64_C(4009755968), // MVE_VRSHL_by_vecs8
UINT64_C(4279240000), // MVE_VRSHL_by_vecu16
UINT64_C(4280288576), // MVE_VRSHL_by_vecu32
UINT64_C(4278191424), // MVE_VRSHL_by_vecu8
UINT64_C(3996589664), // MVE_VRSHL_qrs16
UINT64_C(3996851808), // MVE_VRSHL_qrs32
UINT64_C(3996327520), // MVE_VRSHL_qrs8
UINT64_C(4265025120), // MVE_VRSHL_qru16
UINT64_C(4265287264), // MVE_VRSHL_qru32
UINT64_C(4264762976), // MVE_VRSHL_qru8
UINT64_C(4270329793), // MVE_VRSHRNi16bh
UINT64_C(4270333889), // MVE_VRSHRNi16th
UINT64_C(4270854081), // MVE_VRSHRNi32bh
UINT64_C(4270858177), // MVE_VRSHRNi32th
UINT64_C(4019192400), // MVE_VRSHR_imms16
UINT64_C(4020240976), // MVE_VRSHR_imms32
UINT64_C(4018668112), // MVE_VRSHR_imms8
UINT64_C(4287627856), // MVE_VRSHR_immu16
UINT64_C(4288676432), // MVE_VRSHR_immu32
UINT64_C(4287103568), // MVE_VRSHR_immu8
UINT64_C(4264562432), // MVE_VSBC
UINT64_C(4264566528), // MVE_VSBCI
UINT64_C(4003467200), // MVE_VSHLC
UINT64_C(4004515648), // MVE_VSHLL_imms16bh
UINT64_C(4004519744), // MVE_VSHLL_imms16th
UINT64_C(4003991360), // MVE_VSHLL_imms8bh
UINT64_C(4003995456), // MVE_VSHLL_imms8th
UINT64_C(4272951104), // MVE_VSHLL_immu16bh
UINT64_C(4272955200), // MVE_VSHLL_immu16th
UINT64_C(4272426816), // MVE_VSHLL_immu8bh
UINT64_C(4272430912), // MVE_VSHLL_immu8th
UINT64_C(3996454401), // MVE_VSHLL_lws16bh
UINT64_C(3996458497), // MVE_VSHLL_lws16th
UINT64_C(3996192257), // MVE_VSHLL_lws8bh
UINT64_C(3996196353), // MVE_VSHLL_lws8th
UINT64_C(4264889857), // MVE_VSHLL_lwu16bh
UINT64_C(4264893953), // MVE_VSHLL_lwu16th
UINT64_C(4264627713), // MVE_VSHLL_lwu8bh
UINT64_C(4264631809), // MVE_VSHLL_lwu8th
UINT64_C(4010804288), // MVE_VSHL_by_vecs16
UINT64_C(4011852864), // MVE_VSHL_by_vecs32
UINT64_C(4009755712), // MVE_VSHL_by_vecs8
UINT64_C(4279239744), // MVE_VSHL_by_vecu16
UINT64_C(4280288320), // MVE_VSHL_by_vecu32
UINT64_C(4278191168), // MVE_VSHL_by_vecu8
UINT64_C(4019193168), // MVE_VSHL_immi16
UINT64_C(4020241744), // MVE_VSHL_immi32
UINT64_C(4018668880), // MVE_VSHL_immi8
UINT64_C(3996458592), // MVE_VSHL_qrs16
UINT64_C(3996720736), // MVE_VSHL_qrs32
UINT64_C(3996196448), // MVE_VSHL_qrs8
UINT64_C(4264894048), // MVE_VSHL_qru16
UINT64_C(4265156192), // MVE_VSHL_qru32
UINT64_C(4264631904), // MVE_VSHL_qru8
UINT64_C(4001894337), // MVE_VSHRNi16bh
UINT64_C(4001898433), // MVE_VSHRNi16th
UINT64_C(4002418625), // MVE_VSHRNi32bh
UINT64_C(4002422721), // MVE_VSHRNi32th
UINT64_C(4019191888), // MVE_VSHR_imms16
UINT64_C(4020240464), // MVE_VSHR_imms32
UINT64_C(4018667600), // MVE_VSHR_imms8
UINT64_C(4287627344), // MVE_VSHR_immu16
UINT64_C(4288675920), // MVE_VSHR_immu32
UINT64_C(4287103056), // MVE_VSHR_immu8
UINT64_C(4287628624), // MVE_VSLIimm16
UINT64_C(4288677200), // MVE_VSLIimm32
UINT64_C(4287104336), // MVE_VSLIimm8
UINT64_C(4019193680), // MVE_VSLIimms16
UINT64_C(4020242256), // MVE_VSLIimms32
UINT64_C(4018669392), // MVE_VSLIimms8
UINT64_C(4287629136), // MVE_VSLIimmu16
UINT64_C(4288677712), // MVE_VSLIimmu32
UINT64_C(4287104848), // MVE_VSLIimmu8
UINT64_C(4287628368), // MVE_VSRIimm16
UINT64_C(4288676944), // MVE_VSRIimm32
UINT64_C(4287104080), // MVE_VSRIimm8
UINT64_C(4236254848), // MVE_VST20_16
UINT64_C(4238352000), // MVE_VST20_16_wb
UINT64_C(4236254976), // MVE_VST20_32
UINT64_C(4238352128), // MVE_VST20_32_wb
UINT64_C(4236254720), // MVE_VST20_8
UINT64_C(4238351872), // MVE_VST20_8_wb
UINT64_C(4236254880), // MVE_VST21_16
UINT64_C(4238352032), // MVE_VST21_16_wb
UINT64_C(4236255008), // MVE_VST21_32
UINT64_C(4238352160), // MVE_VST21_32_wb
UINT64_C(4236254752), // MVE_VST21_8
UINT64_C(4238351904), // MVE_VST21_8_wb
UINT64_C(4236254849), // MVE_VST40_16
UINT64_C(4238352001), // MVE_VST40_16_wb
UINT64_C(4236254977), // MVE_VST40_32
UINT64_C(4238352129), // MVE_VST40_32_wb
UINT64_C(4236254721), // MVE_VST40_8
UINT64_C(4238351873), // MVE_VST40_8_wb
UINT64_C(4236254881), // MVE_VST41_16
UINT64_C(4238352033), // MVE_VST41_16_wb
UINT64_C(4236255009), // MVE_VST41_32
UINT64_C(4238352161), // MVE_VST41_32_wb
UINT64_C(4236254753), // MVE_VST41_8
UINT64_C(4238351905), // MVE_VST41_8_wb
UINT64_C(4236254913), // MVE_VST42_16
UINT64_C(4238352065), // MVE_VST42_16_wb
UINT64_C(4236255041), // MVE_VST42_32
UINT64_C(4238352193), // MVE_VST42_32_wb
UINT64_C(4236254785), // MVE_VST42_8
UINT64_C(4238351937), // MVE_VST42_8_wb
UINT64_C(4236254945), // MVE_VST43_16
UINT64_C(4238352097), // MVE_VST43_16_wb
UINT64_C(4236255073), // MVE_VST43_32
UINT64_C(4238352225), // MVE_VST43_32_wb
UINT64_C(4236254817), // MVE_VST43_8
UINT64_C(4238351969), // MVE_VST43_8_wb
UINT64_C(3976203904), // MVE_VSTRB16
UINT64_C(3961523840), // MVE_VSTRB16_post
UINT64_C(3978301056), // MVE_VSTRB16_pre
UINT64_C(3967815296), // MVE_VSTRB16_rq
UINT64_C(3976204032), // MVE_VSTRB32
UINT64_C(3961523968), // MVE_VSTRB32_post
UINT64_C(3978301184), // MVE_VSTRB32_pre
UINT64_C(3967815424), // MVE_VSTRB32_rq
UINT64_C(3967815168), // MVE_VSTRB8_rq
UINT64_C(3976207872), // MVE_VSTRBU8
UINT64_C(3961527808), // MVE_VSTRBU8_post
UINT64_C(3978305024), // MVE_VSTRBU8_pre
UINT64_C(4244643584), // MVE_VSTRD64_qi
UINT64_C(4246740736), // MVE_VSTRD64_qi_pre
UINT64_C(3967815633), // MVE_VSTRD64_rq
UINT64_C(3967815632), // MVE_VSTRD64_rq_u
UINT64_C(3967815313), // MVE_VSTRH16_rq
UINT64_C(3967815312), // MVE_VSTRH16_rq_u
UINT64_C(3976728320), // MVE_VSTRH32
UINT64_C(3962048256), // MVE_VSTRH32_post
UINT64_C(3978825472), // MVE_VSTRH32_pre
UINT64_C(3967815441), // MVE_VSTRH32_rq
UINT64_C(3967815440), // MVE_VSTRH32_rq_u
UINT64_C(3976208000), // MVE_VSTRHU16
UINT64_C(3961527936), // MVE_VSTRHU16_post
UINT64_C(3978305152), // MVE_VSTRHU16_pre
UINT64_C(4244643328), // MVE_VSTRW32_qi
UINT64_C(4246740480), // MVE_VSTRW32_qi_pre
UINT64_C(3967815489), // MVE_VSTRW32_rq
UINT64_C(3967815488), // MVE_VSTRW32_rq_u
UINT64_C(3976208128), // MVE_VSTRWU32
UINT64_C(3961528064), // MVE_VSTRWU32_post
UINT64_C(3978305280), // MVE_VSTRWU32_pre
UINT64_C(4264566592), // MVE_VSUB_qr_f16
UINT64_C(3996131136), // MVE_VSUB_qr_f32
UINT64_C(3994099520), // MVE_VSUB_qr_i16
UINT64_C(3995148096), // MVE_VSUB_qr_i32
UINT64_C(3993050944), // MVE_VSUB_qr_i8
UINT64_C(4012903744), // MVE_VSUBf16
UINT64_C(4011855168), // MVE_VSUBf32
UINT64_C(4279240768), // MVE_VSUBi16
UINT64_C(4280289344), // MVE_VSUBi32
UINT64_C(4278192192), // MVE_VSUBi8
UINT64_C(4027629569), // MVE_WLSTP_16
UINT64_C(4028678145), // MVE_WLSTP_32
UINT64_C(4029726721), // MVE_WLSTP_64
UINT64_C(4026580993), // MVE_WLSTP_8
UINT64_C(65011712), // MVNi
UINT64_C(31457280), // MVNr
UINT64_C(31457280), // MVNsi
UINT64_C(31457296), // MVNsr
UINT64_C(4076867344), // NEON_VMAXNMNDf
UINT64_C(4077915920), // NEON_VMAXNMNDh
UINT64_C(4076867408), // NEON_VMAXNMNQf
UINT64_C(4077915984), // NEON_VMAXNMNQh
UINT64_C(4078964496), // NEON_VMINNMNDf
UINT64_C(4080013072), // NEON_VMINNMNDh
UINT64_C(4078964560), // NEON_VMINNMNQf
UINT64_C(4080013136), // NEON_VMINNMNQh
UINT64_C(58720256), // ORRri
UINT64_C(25165824), // ORRrr
UINT64_C(25165824), // ORRrsi
UINT64_C(25165840), // ORRrsr
UINT64_C(109051920), // PKHBT
UINT64_C(109051984), // PKHTB
UINT64_C(4111527936), // PLDWi12
UINT64_C(4145082368), // PLDWrs
UINT64_C(4115722240), // PLDi12
UINT64_C(4149276672), // PLDrs
UINT64_C(4098945024), // PLIi12
UINT64_C(4132499456), // PLIrs
UINT64_C(16777296), // QADD
UINT64_C(102764304), // QADD16
UINT64_C(102764432), // QADD8
UINT64_C(102764336), // QASX
UINT64_C(20971600), // QDADD
UINT64_C(23068752), // QDSUB
UINT64_C(102764368), // QSAX
UINT64_C(18874448), // QSUB
UINT64_C(102764400), // QSUB16
UINT64_C(102764528), // QSUB8
UINT64_C(117378864), // RBIT
UINT64_C(113184560), // REV
UINT64_C(113184688), // REV16
UINT64_C(117378992), // REVSH
UINT64_C(4161800704), // RFEDA
UINT64_C(4163897856), // RFEDA_UPD
UINT64_C(4178577920), // RFEDB
UINT64_C(4180675072), // RFEDB_UPD
UINT64_C(4170189312), // RFEIA
UINT64_C(4172286464), // RFEIA_UPD
UINT64_C(4186966528), // RFEIB
UINT64_C(4189063680), // RFEIB_UPD
UINT64_C(39845888), // RSBri
UINT64_C(6291456), // RSBrr
UINT64_C(6291456), // RSBrsi
UINT64_C(6291472), // RSBrsr
UINT64_C(48234496), // RSCri
UINT64_C(14680064), // RSCrr
UINT64_C(14680064), // RSCrsi
UINT64_C(14680080), // RSCrsr
UINT64_C(101715728), // SADD16
UINT64_C(101715856), // SADD8
UINT64_C(101715760), // SASX
UINT64_C(4118802544), // SB
UINT64_C(46137344), // SBCri
UINT64_C(12582912), // SBCrr
UINT64_C(12582912), // SBCrsi
UINT64_C(12582928), // SBCrsr
UINT64_C(127926352), // SBFX
UINT64_C(118550544), // SDIV
UINT64_C(109055920), // SEL
UINT64_C(4043374592), // SETEND
UINT64_C(4044357632), // SETPAN
UINT64_C(4060089408), // SHA1C
UINT64_C(4088988352), // SHA1H
UINT64_C(4062186560), // SHA1M
UINT64_C(4061137984), // SHA1P
UINT64_C(4063235136), // SHA1SU0
UINT64_C(4089054080), // SHA1SU1
UINT64_C(4076866624), // SHA256H
UINT64_C(4077915200), // SHA256H2
UINT64_C(4089054144), // SHA256SU0
UINT64_C(4078963776), // SHA256SU1
UINT64_C(103812880), // SHADD16
UINT64_C(103813008), // SHADD8
UINT64_C(103812912), // SHASX
UINT64_C(103812944), // SHSAX
UINT64_C(103812976), // SHSUB16
UINT64_C(103813104), // SHSUB8
UINT64_C(23068784), // SMC
UINT64_C(16777344), // SMLABB
UINT64_C(16777408), // SMLABT
UINT64_C(117440528), // SMLAD
UINT64_C(117440560), // SMLADX
UINT64_C(14680208), // SMLAL
UINT64_C(20971648), // SMLALBB
UINT64_C(20971712), // SMLALBT
UINT64_C(121634832), // SMLALD
UINT64_C(121634864), // SMLALDX
UINT64_C(20971680), // SMLALTB
UINT64_C(20971744), // SMLALTT
UINT64_C(16777376), // SMLATB
UINT64_C(16777440), // SMLATT
UINT64_C(18874496), // SMLAWB
UINT64_C(18874560), // SMLAWT
UINT64_C(117440592), // SMLSD
UINT64_C(117440624), // SMLSDX
UINT64_C(121634896), // SMLSLD
UINT64_C(121634928), // SMLSLDX
UINT64_C(122683408), // SMMLA
UINT64_C(122683440), // SMMLAR
UINT64_C(122683600), // SMMLS
UINT64_C(122683632), // SMMLSR
UINT64_C(122744848), // SMMUL
UINT64_C(122744880), // SMMULR
UINT64_C(117501968), // SMUAD
UINT64_C(117502000), // SMUADX
UINT64_C(23068800), // SMULBB
UINT64_C(23068864), // SMULBT
UINT64_C(12583056), // SMULL
UINT64_C(23068832), // SMULTB
UINT64_C(23068896), // SMULTT
UINT64_C(18874528), // SMULWB
UINT64_C(18874592), // SMULWT
UINT64_C(117502032), // SMUSD
UINT64_C(117502064), // SMUSDX
UINT64_C(4165797120), // SRSDA
UINT64_C(4167894272), // SRSDA_UPD
UINT64_C(4182574336), // SRSDB
UINT64_C(4184671488), // SRSDB_UPD
UINT64_C(4174185728), // SRSIA
UINT64_C(4176282880), // SRSIA_UPD
UINT64_C(4190962944), // SRSIB
UINT64_C(4193060096), // SRSIB_UPD
UINT64_C(111149072), // SSAT
UINT64_C(111152944), // SSAT16
UINT64_C(101715792), // SSAX
UINT64_C(101715824), // SSUB16
UINT64_C(101715952), // SSUB8
UINT64_C(4248829952), // STC2L_OFFSET
UINT64_C(4240441344), // STC2L_OPTION
UINT64_C(4234149888), // STC2L_POST
UINT64_C(4250927104), // STC2L_PRE
UINT64_C(4244635648), // STC2_OFFSET
UINT64_C(4236247040), // STC2_OPTION
UINT64_C(4229955584), // STC2_POST
UINT64_C(4246732800), // STC2_PRE
UINT64_C(222298112), // STCL_OFFSET
UINT64_C(213909504), // STCL_OPTION
UINT64_C(207618048), // STCL_POST
UINT64_C(224395264), // STCL_PRE
UINT64_C(218103808), // STC_OFFSET
UINT64_C(209715200), // STC_OPTION
UINT64_C(203423744), // STC_POST
UINT64_C(220200960), // STC_PRE
UINT64_C(25230480), // STL
UINT64_C(29424784), // STLB
UINT64_C(25169552), // STLEX
UINT64_C(29363856), // STLEXB
UINT64_C(27266704), // STLEXD
UINT64_C(31461008), // STLEXH
UINT64_C(31521936), // STLH
UINT64_C(134217728), // STMDA
UINT64_C(136314880), // STMDA_UPD
UINT64_C(150994944), // STMDB
UINT64_C(153092096), // STMDB_UPD
UINT64_C(142606336), // STMIA
UINT64_C(144703488), // STMIA_UPD
UINT64_C(159383552), // STMIB
UINT64_C(161480704), // STMIB_UPD
UINT64_C(73400320), // STRBT_POST_IMM
UINT64_C(106954752), // STRBT_POST_REG
UINT64_C(71303168), // STRB_POST_IMM
UINT64_C(104857600), // STRB_POST_REG
UINT64_C(90177536), // STRB_PRE_IMM
UINT64_C(123731968), // STRB_PRE_REG
UINT64_C(88080384), // STRBi12
UINT64_C(121634816), // STRBrs
UINT64_C(16777456), // STRD
UINT64_C(240), // STRD_POST
UINT64_C(18874608), // STRD_PRE
UINT64_C(25169808), // STREX
UINT64_C(29364112), // STREXB
UINT64_C(27266960), // STREXD
UINT64_C(31461264), // STREXH
UINT64_C(16777392), // STRH
UINT64_C(6291632), // STRHTi
UINT64_C(2097328), // STRHTr
UINT64_C(176), // STRH_POST
UINT64_C(18874544), // STRH_PRE
UINT64_C(69206016), // STRT_POST_IMM
UINT64_C(102760448), // STRT_POST_REG
UINT64_C(67108864), // STR_POST_IMM
UINT64_C(100663296), // STR_POST_REG
UINT64_C(85983232), // STR_PRE_IMM
UINT64_C(119537664), // STR_PRE_REG
UINT64_C(83886080), // STRi12
UINT64_C(117440512), // STRrs
UINT64_C(37748736), // SUBri
UINT64_C(4194304), // SUBrr
UINT64_C(4194304), // SUBrsi
UINT64_C(4194320), // SUBrsr
UINT64_C(251658240), // SVC
UINT64_C(16777360), // SWP
UINT64_C(20971664), // SWPB
UINT64_C(111149168), // SXTAB
UINT64_C(109052016), // SXTAB16
UINT64_C(112197744), // SXTAH
UINT64_C(112132208), // SXTB
UINT64_C(110035056), // SXTB16
UINT64_C(113180784), // SXTH
UINT64_C(53477376), // TEQri
UINT64_C(19922944), // TEQrr
UINT64_C(19922944), // TEQrsi
UINT64_C(19922960), // TEQrsr
UINT64_C(3892305662), // TRAP
UINT64_C(3892240112), // TRAPNaCl
UINT64_C(3810586642), // TSB
UINT64_C(51380224), // TSTri
UINT64_C(17825792), // TSTrr
UINT64_C(17825792), // TSTrsi
UINT64_C(17825808), // TSTrsr
UINT64_C(105910032), // UADD16
UINT64_C(105910160), // UADD8
UINT64_C(105910064), // UASX
UINT64_C(132120656), // UBFX
UINT64_C(3891265776), // UDF
UINT64_C(120647696), // UDIV
UINT64_C(108007184), // UHADD16
UINT64_C(108007312), // UHADD8
UINT64_C(108007216), // UHASX
UINT64_C(108007248), // UHSAX
UINT64_C(108007280), // UHSUB16
UINT64_C(108007408), // UHSUB8
UINT64_C(4194448), // UMAAL
UINT64_C(10485904), // UMLAL
UINT64_C(8388752), // UMULL
UINT64_C(106958608), // UQADD16
UINT64_C(106958736), // UQADD8
UINT64_C(106958640), // UQASX
UINT64_C(106958672), // UQSAX
UINT64_C(106958704), // UQSUB16
UINT64_C(106958832), // UQSUB8
UINT64_C(125890576), // USAD8
UINT64_C(125829136), // USADA8
UINT64_C(115343376), // USAT
UINT64_C(115347248), // USAT16
UINT64_C(105910096), // USAX
UINT64_C(105910128), // USUB16
UINT64_C(105910256), // USUB8
UINT64_C(115343472), // UXTAB
UINT64_C(113246320), // UXTAB16
UINT64_C(116392048), // UXTAH
UINT64_C(116326512), // UXTB
UINT64_C(114229360), // UXTB16
UINT64_C(117375088), // UXTH
UINT64_C(4070573312), // VABALsv2i64
UINT64_C(4069524736), // VABALsv4i32
UINT64_C(4068476160), // VABALsv8i16
UINT64_C(4087350528), // VABALuv2i64
UINT64_C(4086301952), // VABALuv4i32
UINT64_C(4085253376), // VABALuv8i16
UINT64_C(4060088144), // VABAsv16i8
UINT64_C(4062185232), // VABAsv2i32
UINT64_C(4061136656), // VABAsv4i16
UINT64_C(4062185296), // VABAsv4i32
UINT64_C(4061136720), // VABAsv8i16
UINT64_C(4060088080), // VABAsv8i8
UINT64_C(4076865360), // VABAuv16i8
UINT64_C(4078962448), // VABAuv2i32
UINT64_C(4077913872), // VABAuv4i16
UINT64_C(4078962512), // VABAuv4i32
UINT64_C(4077913936), // VABAuv8i16
UINT64_C(4076865296), // VABAuv8i8
UINT64_C(4070573824), // VABDLsv2i64
UINT64_C(4069525248), // VABDLsv4i32
UINT64_C(4068476672), // VABDLsv8i16
UINT64_C(4087351040), // VABDLuv2i64
UINT64_C(4086302464), // VABDLuv4i32
UINT64_C(4085253888), // VABDLuv8i16
UINT64_C(4078963968), // VABDfd
UINT64_C(4078964032), // VABDfq
UINT64_C(4080012544), // VABDhd
UINT64_C(4080012608), // VABDhq
UINT64_C(4060088128), // VABDsv16i8
UINT64_C(4062185216), // VABDsv2i32
UINT64_C(4061136640), // VABDsv4i16
UINT64_C(4062185280), // VABDsv4i32
UINT64_C(4061136704), // VABDsv8i16
UINT64_C(4060088064), // VABDsv8i8
UINT64_C(4076865344), // VABDuv16i8
UINT64_C(4078962432), // VABDuv2i32
UINT64_C(4077913856), // VABDuv4i16
UINT64_C(4078962496), // VABDuv4i32
UINT64_C(4077913920), // VABDuv8i16
UINT64_C(4076865280), // VABDuv8i8
UINT64_C(246418368), // VABSD
UINT64_C(246417856), // VABSH
UINT64_C(246418112), // VABSS
UINT64_C(4088989440), // VABSfd
UINT64_C(4088989504), // VABSfq
UINT64_C(4088727296), // VABShd
UINT64_C(4088727360), // VABShq
UINT64_C(4088464192), // VABSv16i8
UINT64_C(4088988416), // VABSv2i32
UINT64_C(4088726272), // VABSv4i16
UINT64_C(4088988480), // VABSv4i32
UINT64_C(4088726336), // VABSv8i16
UINT64_C(4088464128), // VABSv8i8
UINT64_C(4076867088), // VACGEfd
UINT64_C(4076867152), // VACGEfq
UINT64_C(4077915664), // VACGEhd
UINT64_C(4077915728), // VACGEhq
UINT64_C(4078964240), // VACGTfd
UINT64_C(4078964304), // VACGTfq
UINT64_C(4080012816), // VACGThd
UINT64_C(4080012880), // VACGThq
UINT64_C(238029568), // VADDD
UINT64_C(238029056), // VADDH
UINT64_C(4070573056), // VADDHNv2i32
UINT64_C(4069524480), // VADDHNv4i16
UINT64_C(4068475904), // VADDHNv8i8
UINT64_C(4070572032), // VADDLsv2i64
UINT64_C(4069523456), // VADDLsv4i32
UINT64_C(4068474880), // VADDLsv8i16
UINT64_C(4087349248), // VADDLuv2i64
UINT64_C(4086300672), // VADDLuv4i32
UINT64_C(4085252096), // VADDLuv8i16
UINT64_C(238029312), // VADDS
UINT64_C(4070572288), // VADDWsv2i64
UINT64_C(4069523712), // VADDWsv4i32
UINT64_C(4068475136), // VADDWsv8i16
UINT64_C(4087349504), // VADDWuv2i64
UINT64_C(4086300928), // VADDWuv4i32
UINT64_C(4085252352), // VADDWuv8i16
UINT64_C(4060089600), // VADDfd
UINT64_C(4060089664), // VADDfq
UINT64_C(4061138176), // VADDhd
UINT64_C(4061138240), // VADDhq
UINT64_C(4060088384), // VADDv16i8
UINT64_C(4063234048), // VADDv1i64
UINT64_C(4062185472), // VADDv2i32
UINT64_C(4063234112), // VADDv2i64
UINT64_C(4061136896), // VADDv4i16
UINT64_C(4062185536), // VADDv4i32
UINT64_C(4061136960), // VADDv8i16
UINT64_C(4060088320), // VADDv8i8
UINT64_C(4060086544), // VANDd
UINT64_C(4060086608), // VANDq
UINT64_C(4061135120), // VBICd
UINT64_C(4068475184), // VBICiv2i32
UINT64_C(4068477232), // VBICiv4i16
UINT64_C(4068475248), // VBICiv4i32
UINT64_C(4068477296), // VBICiv8i16
UINT64_C(4061135184), // VBICq
UINT64_C(4080009488), // VBIFd
UINT64_C(4080009552), // VBIFq
UINT64_C(4078960912), // VBITd
UINT64_C(4078960976), // VBITq
UINT64_C(4077912336), // VBSLd
UINT64_C(4077912400), // VBSLq
UINT64_C(4237297664), // VCADDv2f32
UINT64_C(4236249088), // VCADDv4f16
UINT64_C(4237297728), // VCADDv4f32
UINT64_C(4236249152), // VCADDv8f16
UINT64_C(4060089856), // VCEQfd
UINT64_C(4060089920), // VCEQfq
UINT64_C(4061138432), // VCEQhd
UINT64_C(4061138496), // VCEQhq
UINT64_C(4076865616), // VCEQv16i8
UINT64_C(4078962704), // VCEQv2i32
UINT64_C(4077914128), // VCEQv4i16
UINT64_C(4078962768), // VCEQv4i32
UINT64_C(4077914192), // VCEQv8i16
UINT64_C(4076865552), // VCEQv8i8
UINT64_C(4088463680), // VCEQzv16i8
UINT64_C(4088988928), // VCEQzv2f32
UINT64_C(4088987904), // VCEQzv2i32
UINT64_C(4088726784), // VCEQzv4f16
UINT64_C(4088988992), // VCEQzv4f32
UINT64_C(4088725760), // VCEQzv4i16
UINT64_C(4088987968), // VCEQzv4i32
UINT64_C(4088726848), // VCEQzv8f16
UINT64_C(4088725824), // VCEQzv8i16
UINT64_C(4088463616), // VCEQzv8i8
UINT64_C(4076867072), // VCGEfd
UINT64_C(4076867136), // VCGEfq
UINT64_C(4077915648), // VCGEhd
UINT64_C(4077915712), // VCGEhq
UINT64_C(4060087120), // VCGEsv16i8
UINT64_C(4062184208), // VCGEsv2i32
UINT64_C(4061135632), // VCGEsv4i16
UINT64_C(4062184272), // VCGEsv4i32
UINT64_C(4061135696), // VCGEsv8i16
UINT64_C(4060087056), // VCGEsv8i8
UINT64_C(4076864336), // VCGEuv16i8
UINT64_C(4078961424), // VCGEuv2i32
UINT64_C(4077912848), // VCGEuv4i16
UINT64_C(4078961488), // VCGEuv4i32
UINT64_C(4077912912), // VCGEuv8i16
UINT64_C(4076864272), // VCGEuv8i8
UINT64_C(4088463552), // VCGEzv16i8
UINT64_C(4088988800), // VCGEzv2f32
UINT64_C(4088987776), // VCGEzv2i32
UINT64_C(4088726656), // VCGEzv4f16
UINT64_C(4088988864), // VCGEzv4f32
UINT64_C(4088725632), // VCGEzv4i16
UINT64_C(4088987840), // VCGEzv4i32
UINT64_C(4088726720), // VCGEzv8f16
UINT64_C(4088725696), // VCGEzv8i16
UINT64_C(4088463488), // VCGEzv8i8
UINT64_C(4078964224), // VCGTfd
UINT64_C(4078964288), // VCGTfq
UINT64_C(4080012800), // VCGThd
UINT64_C(4080012864), // VCGThq
UINT64_C(4060087104), // VCGTsv16i8
UINT64_C(4062184192), // VCGTsv2i32
UINT64_C(4061135616), // VCGTsv4i16
UINT64_C(4062184256), // VCGTsv4i32
UINT64_C(4061135680), // VCGTsv8i16
UINT64_C(4060087040), // VCGTsv8i8
UINT64_C(4076864320), // VCGTuv16i8
UINT64_C(4078961408), // VCGTuv2i32
UINT64_C(4077912832), // VCGTuv4i16
UINT64_C(4078961472), // VCGTuv4i32
UINT64_C(4077912896), // VCGTuv8i16
UINT64_C(4076864256), // VCGTuv8i8
UINT64_C(4088463424), // VCGTzv16i8
UINT64_C(4088988672), // VCGTzv2f32
UINT64_C(4088987648), // VCGTzv2i32
UINT64_C(4088726528), // VCGTzv4f16
UINT64_C(4088988736), // VCGTzv4f32
UINT64_C(4088725504), // VCGTzv4i16
UINT64_C(4088987712), // VCGTzv4i32
UINT64_C(4088726592), // VCGTzv8f16
UINT64_C(4088725568), // VCGTzv8i16
UINT64_C(4088463360), // VCGTzv8i8
UINT64_C(4088463808), // VCLEzv16i8
UINT64_C(4088989056), // VCLEzv2f32
UINT64_C(4088988032), // VCLEzv2i32
UINT64_C(4088726912), // VCLEzv4f16
UINT64_C(4088989120), // VCLEzv4f32
UINT64_C(4088725888), // VCLEzv4i16
UINT64_C(4088988096), // VCLEzv4i32
UINT64_C(4088726976), // VCLEzv8f16
UINT64_C(4088725952), // VCLEzv8i16
UINT64_C(4088463744), // VCLEzv8i8
UINT64_C(4088398912), // VCLSv16i8
UINT64_C(4088923136), // VCLSv2i32
UINT64_C(4088660992), // VCLSv4i16
UINT64_C(4088923200), // VCLSv4i32
UINT64_C(4088661056), // VCLSv8i16
UINT64_C(4088398848), // VCLSv8i8
UINT64_C(4088463936), // VCLTzv16i8
UINT64_C(4088989184), // VCLTzv2f32
UINT64_C(4088988160), // VCLTzv2i32
UINT64_C(4088727040), // VCLTzv4f16
UINT64_C(4088989248), // VCLTzv4f32
UINT64_C(4088726016), // VCLTzv4i16
UINT64_C(4088988224), // VCLTzv4i32
UINT64_C(4088727104), // VCLTzv8f16
UINT64_C(4088726080), // VCLTzv8i16
UINT64_C(4088463872), // VCLTzv8i8
UINT64_C(4088399040), // VCLZv16i8
UINT64_C(4088923264), // VCLZv2i32
UINT64_C(4088661120), // VCLZv4i16
UINT64_C(4088923328), // VCLZv4i32
UINT64_C(4088661184), // VCLZv8i16
UINT64_C(4088398976), // VCLZv8i8
UINT64_C(4231006208), // VCMLAv2f32
UINT64_C(4269803520), // VCMLAv2f32_indexed
UINT64_C(4229957632), // VCMLAv4f16
UINT64_C(4261414912), // VCMLAv4f16_indexed
UINT64_C(4231006272), // VCMLAv4f32
UINT64_C(4269803584), // VCMLAv4f32_indexed
UINT64_C(4229957696), // VCMLAv8f16
UINT64_C(4261414976), // VCMLAv8f16_indexed
UINT64_C(246680384), // VCMPD
UINT64_C(246680512), // VCMPED
UINT64_C(246680000), // VCMPEH
UINT64_C(246680256), // VCMPES
UINT64_C(246746048), // VCMPEZD
UINT64_C(246745536), // VCMPEZH
UINT64_C(246745792), // VCMPEZS
UINT64_C(246679872), // VCMPH
UINT64_C(246680128), // VCMPS
UINT64_C(246745920), // VCMPZD
UINT64_C(246745408), // VCMPZH
UINT64_C(246745664), // VCMPZS
UINT64_C(4088399104), // VCNTd
UINT64_C(4088399168), // VCNTq
UINT64_C(4089118720), // VCVTANSDf
UINT64_C(4088856576), // VCVTANSDh
UINT64_C(4089118784), // VCVTANSQf
UINT64_C(4088856640), // VCVTANSQh
UINT64_C(4089118848), // VCVTANUDf
UINT64_C(4088856704), // VCVTANUDh
UINT64_C(4089118912), // VCVTANUQf
UINT64_C(4088856768), // VCVTANUQh
UINT64_C(4273736640), // VCVTASD
UINT64_C(4273736128), // VCVTASH
UINT64_C(4273736384), // VCVTASS
UINT64_C(4273736512), // VCVTAUD
UINT64_C(4273736000), // VCVTAUH
UINT64_C(4273736256), // VCVTAUS
UINT64_C(246614848), // VCVTBDH
UINT64_C(246549312), // VCVTBHD
UINT64_C(246549056), // VCVTBHS
UINT64_C(246614592), // VCVTBSH
UINT64_C(246876864), // VCVTDS
UINT64_C(4089119488), // VCVTMNSDf
UINT64_C(4088857344), // VCVTMNSDh
UINT64_C(4089119552), // VCVTMNSQf
UINT64_C(4088857408), // VCVTMNSQh
UINT64_C(4089119616), // VCVTMNUDf
UINT64_C(4088857472), // VCVTMNUDh
UINT64_C(4089119680), // VCVTMNUQf
UINT64_C(4088857536), // VCVTMNUQh
UINT64_C(4273933248), // VCVTMSD
UINT64_C(4273932736), // VCVTMSH
UINT64_C(4273932992), // VCVTMSS
UINT64_C(4273933120), // VCVTMUD
UINT64_C(4273932608), // VCVTMUH
UINT64_C(4273932864), // VCVTMUS
UINT64_C(4089118976), // VCVTNNSDf
UINT64_C(4088856832), // VCVTNNSDh
UINT64_C(4089119040), // VCVTNNSQf
UINT64_C(4088856896), // VCVTNNSQh
UINT64_C(4089119104), // VCVTNNUDf
UINT64_C(4088856960), // VCVTNNUDh
UINT64_C(4089119168), // VCVTNNUQf
UINT64_C(4088857024), // VCVTNNUQh
UINT64_C(4273802176), // VCVTNSD
UINT64_C(4273801664), // VCVTNSH
UINT64_C(4273801920), // VCVTNSS
UINT64_C(4273802048), // VCVTNUD
UINT64_C(4273801536), // VCVTNUH
UINT64_C(4273801792), // VCVTNUS
UINT64_C(4089119232), // VCVTPNSDf
UINT64_C(4088857088), // VCVTPNSDh
UINT64_C(4089119296), // VCVTPNSQf
UINT64_C(4088857152), // VCVTPNSQh
UINT64_C(4089119360), // VCVTPNUDf
UINT64_C(4088857216), // VCVTPNUDh
UINT64_C(4089119424), // VCVTPNUQf
UINT64_C(4088857280), // VCVTPNUQh
UINT64_C(4273867712), // VCVTPSD
UINT64_C(4273867200), // VCVTPSH
UINT64_C(4273867456), // VCVTPSS
UINT64_C(4273867584), // VCVTPUD
UINT64_C(4273867072), // VCVTPUH
UINT64_C(4273867328), // VCVTPUS
UINT64_C(246877120), // VCVTSD
UINT64_C(246614976), // VCVTTDH
UINT64_C(246549440), // VCVTTHD
UINT64_C(246549184), // VCVTTHS
UINT64_C(246614720), // VCVTTSH
UINT64_C(4088792576), // VCVTf2h
UINT64_C(4089120512), // VCVTf2sd
UINT64_C(4089120576), // VCVTf2sq
UINT64_C(4089120640), // VCVTf2ud
UINT64_C(4089120704), // VCVTf2uq
UINT64_C(4068478736), // VCVTf2xsd
UINT64_C(4068478800), // VCVTf2xsq
UINT64_C(4085255952), // VCVTf2xud
UINT64_C(4085256016), // VCVTf2xuq
UINT64_C(4088792832), // VCVTh2f
UINT64_C(4088858368), // VCVTh2sd
UINT64_C(4088858432), // VCVTh2sq
UINT64_C(4088858496), // VCVTh2ud
UINT64_C(4088858560), // VCVTh2uq
UINT64_C(4068478224), // VCVTh2xsd
UINT64_C(4068478288), // VCVTh2xsq
UINT64_C(4085255440), // VCVTh2xud
UINT64_C(4085255504), // VCVTh2xuq
UINT64_C(4089120256), // VCVTs2fd
UINT64_C(4089120320), // VCVTs2fq
UINT64_C(4088858112), // VCVTs2hd
UINT64_C(4088858176), // VCVTs2hq
UINT64_C(4089120384), // VCVTu2fd
UINT64_C(4089120448), // VCVTu2fq
UINT64_C(4088858240), // VCVTu2hd
UINT64_C(4088858304), // VCVTu2hq
UINT64_C(4068478480), // VCVTxs2fd
UINT64_C(4068478544), // VCVTxs2fq
UINT64_C(4068477968), // VCVTxs2hd
UINT64_C(4068478032), // VCVTxs2hq
UINT64_C(4085255696), // VCVTxu2fd
UINT64_C(4085255760), // VCVTxu2fq
UINT64_C(4085255184), // VCVTxu2hd
UINT64_C(4085255248), // VCVTxu2hq
UINT64_C(243272448), // VDIVD
UINT64_C(243271936), // VDIVH
UINT64_C(243272192), // VDIVS
UINT64_C(243272496), // VDUP16d
UINT64_C(245369648), // VDUP16q
UINT64_C(243272464), // VDUP32d
UINT64_C(245369616), // VDUP32q
UINT64_C(247466768), // VDUP8d
UINT64_C(249563920), // VDUP8q
UINT64_C(4088531968), // VDUPLN16d
UINT64_C(4088532032), // VDUPLN16q
UINT64_C(4088663040), // VDUPLN32d
UINT64_C(4088663104), // VDUPLN32q
UINT64_C(4088466432), // VDUPLN8d
UINT64_C(4088466496), // VDUPLN8q
UINT64_C(4076863760), // VEORd
UINT64_C(4076863824), // VEORq
UINT64_C(4071620608), // VEXTd16
UINT64_C(4071620608), // VEXTd32
UINT64_C(4071620608), // VEXTd8
UINT64_C(4071620672), // VEXTq16
UINT64_C(4071620672), // VEXTq32
UINT64_C(4071620672), // VEXTq64
UINT64_C(4071620672), // VEXTq8
UINT64_C(245369600), // VFMAD
UINT64_C(245369088), // VFMAH
UINT64_C(4229957648), // VFMALD
UINT64_C(4261414928), // VFMALDI
UINT64_C(4229957712), // VFMALQ
UINT64_C(4261414992), // VFMALQI
UINT64_C(245369344), // VFMAS
UINT64_C(4060089360), // VFMAfd
UINT64_C(4060089424), // VFMAfq
UINT64_C(4061137936), // VFMAhd
UINT64_C(4061138000), // VFMAhq
UINT64_C(245369664), // VFMSD
UINT64_C(245369152), // VFMSH
UINT64_C(4238346256), // VFMSLD
UINT64_C(4262463504), // VFMSLDI
UINT64_C(4238346320), // VFMSLQ
UINT64_C(4262463568), // VFMSLQI
UINT64_C(245369408), // VFMSS
UINT64_C(4062186512), // VFMSfd
UINT64_C(4062186576), // VFMSfq
UINT64_C(4063235088), // VFMShd
UINT64_C(4063235152), // VFMShq
UINT64_C(244321088), // VFNMAD
UINT64_C(244320576), // VFNMAH
UINT64_C(244320832), // VFNMAS
UINT64_C(244321024), // VFNMSD
UINT64_C(244320512), // VFNMSH
UINT64_C(244320768), // VFNMSS
UINT64_C(4269804288), // VFP_VMAXNMD
UINT64_C(4269803776), // VFP_VMAXNMH
UINT64_C(4269804032), // VFP_VMAXNMS
UINT64_C(4269804352), // VFP_VMINNMD
UINT64_C(4269803840), // VFP_VMINNMH
UINT64_C(4269804096), // VFP_VMINNMS
UINT64_C(235932432), // VGETLNi32
UINT64_C(235932464), // VGETLNs16
UINT64_C(240126736), // VGETLNs8
UINT64_C(244321072), // VGETLNu16
UINT64_C(248515344), // VGETLNu8
UINT64_C(4060086336), // VHADDsv16i8
UINT64_C(4062183424), // VHADDsv2i32
UINT64_C(4061134848), // VHADDsv4i16
UINT64_C(4062183488), // VHADDsv4i32
UINT64_C(4061134912), // VHADDsv8i16
UINT64_C(4060086272), // VHADDsv8i8
UINT64_C(4076863552), // VHADDuv16i8
UINT64_C(4078960640), // VHADDuv2i32
UINT64_C(4077912064), // VHADDuv4i16
UINT64_C(4078960704), // VHADDuv4i32
UINT64_C(4077912128), // VHADDuv8i16
UINT64_C(4076863488), // VHADDuv8i8
UINT64_C(4060086848), // VHSUBsv16i8
UINT64_C(4062183936), // VHSUBsv2i32
UINT64_C(4061135360), // VHSUBsv4i16
UINT64_C(4062184000), // VHSUBsv4i32
UINT64_C(4061135424), // VHSUBsv8i16
UINT64_C(4060086784), // VHSUBsv8i8
UINT64_C(4076864064), // VHSUBuv16i8
UINT64_C(4078961152), // VHSUBuv2i32
UINT64_C(4077912576), // VHSUBuv4i16
UINT64_C(4078961216), // VHSUBuv4i32
UINT64_C(4077912640), // VHSUBuv8i16
UINT64_C(4076864000), // VHSUBuv8i8
UINT64_C(4272949952), // VINSH
UINT64_C(247008192), // VJCVT
UINT64_C(4104129615), // VLD1DUPd16
UINT64_C(4104129613), // VLD1DUPd16wb_fixed
UINT64_C(4104129600), // VLD1DUPd16wb_register
UINT64_C(4104129679), // VLD1DUPd32
UINT64_C(4104129677), // VLD1DUPd32wb_fixed
UINT64_C(4104129664), // VLD1DUPd32wb_register
UINT64_C(4104129551), // VLD1DUPd8
UINT64_C(4104129549), // VLD1DUPd8wb_fixed
UINT64_C(4104129536), // VLD1DUPd8wb_register
UINT64_C(4104129647), // VLD1DUPq16
UINT64_C(4104129645), // VLD1DUPq16wb_fixed
UINT64_C(4104129632), // VLD1DUPq16wb_register
UINT64_C(4104129711), // VLD1DUPq32
UINT64_C(4104129709), // VLD1DUPq32wb_fixed
UINT64_C(4104129696), // VLD1DUPq32wb_register
UINT64_C(4104129583), // VLD1DUPq8
UINT64_C(4104129581), // VLD1DUPq8wb_fixed
UINT64_C(4104129568), // VLD1DUPq8wb_register
UINT64_C(4104127503), // VLD1LNd16
UINT64_C(4104127488), // VLD1LNd16_UPD
UINT64_C(4104128527), // VLD1LNd32
UINT64_C(4104128512), // VLD1LNd32_UPD
UINT64_C(4104126479), // VLD1LNd8
UINT64_C(4104126464), // VLD1LNd8_UPD
UINT64_C(0), // VLD1LNq16Pseudo
UINT64_C(0), // VLD1LNq16Pseudo_UPD
UINT64_C(0), // VLD1LNq32Pseudo
UINT64_C(0), // VLD1LNq32Pseudo_UPD
UINT64_C(0), // VLD1LNq8Pseudo
UINT64_C(0), // VLD1LNq8Pseudo_UPD
UINT64_C(4095739727), // VLD1d16
UINT64_C(4095738447), // VLD1d16Q
UINT64_C(0), // VLD1d16QPseudo
UINT64_C(4095738445), // VLD1d16Qwb_fixed
UINT64_C(4095738432), // VLD1d16Qwb_register
UINT64_C(4095739471), // VLD1d16T
UINT64_C(0), // VLD1d16TPseudo
UINT64_C(4095739469), // VLD1d16Twb_fixed
UINT64_C(4095739456), // VLD1d16Twb_register
UINT64_C(4095739725), // VLD1d16wb_fixed
UINT64_C(4095739712), // VLD1d16wb_register
UINT64_C(4095739791), // VLD1d32
UINT64_C(4095738511), // VLD1d32Q
UINT64_C(0), // VLD1d32QPseudo
UINT64_C(4095738509), // VLD1d32Qwb_fixed
UINT64_C(4095738496), // VLD1d32Qwb_register
UINT64_C(4095739535), // VLD1d32T
UINT64_C(0), // VLD1d32TPseudo
UINT64_C(4095739533), // VLD1d32Twb_fixed
UINT64_C(4095739520), // VLD1d32Twb_register
UINT64_C(4095739789), // VLD1d32wb_fixed
UINT64_C(4095739776), // VLD1d32wb_register
UINT64_C(4095739855), // VLD1d64
UINT64_C(4095738575), // VLD1d64Q
UINT64_C(0), // VLD1d64QPseudo
UINT64_C(0), // VLD1d64QPseudoWB_fixed
UINT64_C(0), // VLD1d64QPseudoWB_register
UINT64_C(4095738573), // VLD1d64Qwb_fixed
UINT64_C(4095738560), // VLD1d64Qwb_register
UINT64_C(4095739599), // VLD1d64T
UINT64_C(0), // VLD1d64TPseudo
UINT64_C(0), // VLD1d64TPseudoWB_fixed
UINT64_C(0), // VLD1d64TPseudoWB_register
UINT64_C(4095739597), // VLD1d64Twb_fixed
UINT64_C(4095739584), // VLD1d64Twb_register
UINT64_C(4095739853), // VLD1d64wb_fixed
UINT64_C(4095739840), // VLD1d64wb_register
UINT64_C(4095739663), // VLD1d8
UINT64_C(4095738383), // VLD1d8Q
UINT64_C(0), // VLD1d8QPseudo
UINT64_C(4095738381), // VLD1d8Qwb_fixed
UINT64_C(4095738368), // VLD1d8Qwb_register
UINT64_C(4095739407), // VLD1d8T
UINT64_C(0), // VLD1d8TPseudo
UINT64_C(4095739405), // VLD1d8Twb_fixed
UINT64_C(4095739392), // VLD1d8Twb_register
UINT64_C(4095739661), // VLD1d8wb_fixed
UINT64_C(4095739648), // VLD1d8wb_register
UINT64_C(4095740495), // VLD1q16
UINT64_C(0), // VLD1q16HighQPseudo
UINT64_C(0), // VLD1q16HighTPseudo
UINT64_C(0), // VLD1q16LowQPseudo_UPD
UINT64_C(0), // VLD1q16LowTPseudo_UPD
UINT64_C(4095740493), // VLD1q16wb_fixed
UINT64_C(4095740480), // VLD1q16wb_register
UINT64_C(4095740559), // VLD1q32
UINT64_C(0), // VLD1q32HighQPseudo
UINT64_C(0), // VLD1q32HighTPseudo
UINT64_C(0), // VLD1q32LowQPseudo_UPD
UINT64_C(0), // VLD1q32LowTPseudo_UPD
UINT64_C(4095740557), // VLD1q32wb_fixed
UINT64_C(4095740544), // VLD1q32wb_register
UINT64_C(4095740623), // VLD1q64
UINT64_C(0), // VLD1q64HighQPseudo
UINT64_C(0), // VLD1q64HighTPseudo
UINT64_C(0), // VLD1q64LowQPseudo_UPD
UINT64_C(0), // VLD1q64LowTPseudo_UPD
UINT64_C(4095740621), // VLD1q64wb_fixed
UINT64_C(4095740608), // VLD1q64wb_register
UINT64_C(4095740431), // VLD1q8
UINT64_C(0), // VLD1q8HighQPseudo
UINT64_C(0), // VLD1q8HighTPseudo
UINT64_C(0), // VLD1q8LowQPseudo_UPD
UINT64_C(0), // VLD1q8LowTPseudo_UPD
UINT64_C(4095740429), // VLD1q8wb_fixed
UINT64_C(4095740416), // VLD1q8wb_register
UINT64_C(4104129871), // VLD2DUPd16
UINT64_C(4104129869), // VLD2DUPd16wb_fixed
UINT64_C(4104129856), // VLD2DUPd16wb_register
UINT64_C(4104129903), // VLD2DUPd16x2
UINT64_C(4104129901), // VLD2DUPd16x2wb_fixed
UINT64_C(4104129888), // VLD2DUPd16x2wb_register
UINT64_C(4104129935), // VLD2DUPd32
UINT64_C(4104129933), // VLD2DUPd32wb_fixed
UINT64_C(4104129920), // VLD2DUPd32wb_register
UINT64_C(4104129967), // VLD2DUPd32x2
UINT64_C(4104129965), // VLD2DUPd32x2wb_fixed
UINT64_C(4104129952), // VLD2DUPd32x2wb_register
UINT64_C(4104129807), // VLD2DUPd8
UINT64_C(4104129805), // VLD2DUPd8wb_fixed
UINT64_C(4104129792), // VLD2DUPd8wb_register
UINT64_C(4104129839), // VLD2DUPd8x2
UINT64_C(4104129837), // VLD2DUPd8x2wb_fixed
UINT64_C(4104129824), // VLD2DUPd8x2wb_register
UINT64_C(0), // VLD2DUPq16EvenPseudo
UINT64_C(0), // VLD2DUPq16OddPseudo
UINT64_C(0), // VLD2DUPq32EvenPseudo
UINT64_C(0), // VLD2DUPq32OddPseudo
UINT64_C(0), // VLD2DUPq8EvenPseudo
UINT64_C(0), // VLD2DUPq8OddPseudo
UINT64_C(4104127759), // VLD2LNd16
UINT64_C(0), // VLD2LNd16Pseudo
UINT64_C(0), // VLD2LNd16Pseudo_UPD
UINT64_C(4104127744), // VLD2LNd16_UPD
UINT64_C(4104128783), // VLD2LNd32
UINT64_C(0), // VLD2LNd32Pseudo
UINT64_C(0), // VLD2LNd32Pseudo_UPD
UINT64_C(4104128768), // VLD2LNd32_UPD
UINT64_C(4104126735), // VLD2LNd8
UINT64_C(0), // VLD2LNd8Pseudo
UINT64_C(0), // VLD2LNd8Pseudo_UPD
UINT64_C(4104126720), // VLD2LNd8_UPD
UINT64_C(4104127791), // VLD2LNq16
UINT64_C(0), // VLD2LNq16Pseudo
UINT64_C(0), // VLD2LNq16Pseudo_UPD
UINT64_C(4104127776), // VLD2LNq16_UPD
UINT64_C(4104128847), // VLD2LNq32
UINT64_C(0), // VLD2LNq32Pseudo
UINT64_C(0), // VLD2LNq32Pseudo_UPD
UINT64_C(4104128832), // VLD2LNq32_UPD
UINT64_C(4095740239), // VLD2b16
UINT64_C(4095740237), // VLD2b16wb_fixed
UINT64_C(4095740224), // VLD2b16wb_register
UINT64_C(4095740303), // VLD2b32
UINT64_C(4095740301), // VLD2b32wb_fixed
UINT64_C(4095740288), // VLD2b32wb_register
UINT64_C(4095740175), // VLD2b8
UINT64_C(4095740173), // VLD2b8wb_fixed
UINT64_C(4095740160), // VLD2b8wb_register
UINT64_C(4095739983), // VLD2d16
UINT64_C(4095739981), // VLD2d16wb_fixed
UINT64_C(4095739968), // VLD2d16wb_register
UINT64_C(4095740047), // VLD2d32
UINT64_C(4095740045), // VLD2d32wb_fixed
UINT64_C(4095740032), // VLD2d32wb_register
UINT64_C(4095739919), // VLD2d8
UINT64_C(4095739917), // VLD2d8wb_fixed
UINT64_C(4095739904), // VLD2d8wb_register
UINT64_C(4095738703), // VLD2q16
UINT64_C(0), // VLD2q16Pseudo
UINT64_C(0), // VLD2q16PseudoWB_fixed
UINT64_C(0), // VLD2q16PseudoWB_register
UINT64_C(4095738701), // VLD2q16wb_fixed
UINT64_C(4095738688), // VLD2q16wb_register
UINT64_C(4095738767), // VLD2q32
UINT64_C(0), // VLD2q32Pseudo
UINT64_C(0), // VLD2q32PseudoWB_fixed
UINT64_C(0), // VLD2q32PseudoWB_register
UINT64_C(4095738765), // VLD2q32wb_fixed
UINT64_C(4095738752), // VLD2q32wb_register
UINT64_C(4095738639), // VLD2q8
UINT64_C(0), // VLD2q8Pseudo
UINT64_C(0), // VLD2q8PseudoWB_fixed
UINT64_C(0), // VLD2q8PseudoWB_register
UINT64_C(4095738637), // VLD2q8wb_fixed
UINT64_C(4095738624), // VLD2q8wb_register
UINT64_C(4104130127), // VLD3DUPd16
UINT64_C(0), // VLD3DUPd16Pseudo
UINT64_C(0), // VLD3DUPd16Pseudo_UPD
UINT64_C(4104130112), // VLD3DUPd16_UPD
UINT64_C(4104130191), // VLD3DUPd32
UINT64_C(0), // VLD3DUPd32Pseudo
UINT64_C(0), // VLD3DUPd32Pseudo_UPD
UINT64_C(4104130176), // VLD3DUPd32_UPD
UINT64_C(4104130063), // VLD3DUPd8
UINT64_C(0), // VLD3DUPd8Pseudo
UINT64_C(0), // VLD3DUPd8Pseudo_UPD
UINT64_C(4104130048), // VLD3DUPd8_UPD
UINT64_C(4104130159), // VLD3DUPq16
UINT64_C(0), // VLD3DUPq16EvenPseudo
UINT64_C(0), // VLD3DUPq16OddPseudo
UINT64_C(4104130144), // VLD3DUPq16_UPD
UINT64_C(4104130223), // VLD3DUPq32
UINT64_C(0), // VLD3DUPq32EvenPseudo
UINT64_C(0), // VLD3DUPq32OddPseudo
UINT64_C(4104130208), // VLD3DUPq32_UPD
UINT64_C(4104130095), // VLD3DUPq8
UINT64_C(0), // VLD3DUPq8EvenPseudo
UINT64_C(0), // VLD3DUPq8OddPseudo
UINT64_C(4104130080), // VLD3DUPq8_UPD
UINT64_C(4104128015), // VLD3LNd16
UINT64_C(0), // VLD3LNd16Pseudo
UINT64_C(0), // VLD3LNd16Pseudo_UPD
UINT64_C(4104128000), // VLD3LNd16_UPD
UINT64_C(4104129039), // VLD3LNd32
UINT64_C(0), // VLD3LNd32Pseudo
UINT64_C(0), // VLD3LNd32Pseudo_UPD
UINT64_C(4104129024), // VLD3LNd32_UPD
UINT64_C(4104126991), // VLD3LNd8
UINT64_C(0), // VLD3LNd8Pseudo
UINT64_C(0), // VLD3LNd8Pseudo_UPD
UINT64_C(4104126976), // VLD3LNd8_UPD
UINT64_C(4104128047), // VLD3LNq16
UINT64_C(0), // VLD3LNq16Pseudo
UINT64_C(0), // VLD3LNq16Pseudo_UPD
UINT64_C(4104128032), // VLD3LNq16_UPD
UINT64_C(4104129103), // VLD3LNq32
UINT64_C(0), // VLD3LNq32Pseudo
UINT64_C(0), // VLD3LNq32Pseudo_UPD
UINT64_C(4104129088), // VLD3LNq32_UPD
UINT64_C(4095738959), // VLD3d16
UINT64_C(0), // VLD3d16Pseudo
UINT64_C(0), // VLD3d16Pseudo_UPD
UINT64_C(4095738944), // VLD3d16_UPD
UINT64_C(4095739023), // VLD3d32
UINT64_C(0), // VLD3d32Pseudo
UINT64_C(0), // VLD3d32Pseudo_UPD
UINT64_C(4095739008), // VLD3d32_UPD
UINT64_C(4095738895), // VLD3d8
UINT64_C(0), // VLD3d8Pseudo
UINT64_C(0), // VLD3d8Pseudo_UPD
UINT64_C(4095738880), // VLD3d8_UPD
UINT64_C(4095739215), // VLD3q16
UINT64_C(0), // VLD3q16Pseudo_UPD
UINT64_C(4095739200), // VLD3q16_UPD
UINT64_C(0), // VLD3q16oddPseudo
UINT64_C(0), // VLD3q16oddPseudo_UPD
UINT64_C(4095739279), // VLD3q32
UINT64_C(0), // VLD3q32Pseudo_UPD
UINT64_C(4095739264), // VLD3q32_UPD
UINT64_C(0), // VLD3q32oddPseudo
UINT64_C(0), // VLD3q32oddPseudo_UPD
UINT64_C(4095739151), // VLD3q8
UINT64_C(0), // VLD3q8Pseudo_UPD
UINT64_C(4095739136), // VLD3q8_UPD
UINT64_C(0), // VLD3q8oddPseudo
UINT64_C(0), // VLD3q8oddPseudo_UPD
UINT64_C(4104130383), // VLD4DUPd16
UINT64_C(0), // VLD4DUPd16Pseudo
UINT64_C(0), // VLD4DUPd16Pseudo_UPD
UINT64_C(4104130368), // VLD4DUPd16_UPD
UINT64_C(4104130447), // VLD4DUPd32
UINT64_C(0), // VLD4DUPd32Pseudo
UINT64_C(0), // VLD4DUPd32Pseudo_UPD
UINT64_C(4104130432), // VLD4DUPd32_UPD
UINT64_C(4104130319), // VLD4DUPd8
UINT64_C(0), // VLD4DUPd8Pseudo
UINT64_C(0), // VLD4DUPd8Pseudo_UPD
UINT64_C(4104130304), // VLD4DUPd8_UPD
UINT64_C(4104130415), // VLD4DUPq16
UINT64_C(0), // VLD4DUPq16EvenPseudo
UINT64_C(0), // VLD4DUPq16OddPseudo
UINT64_C(4104130400), // VLD4DUPq16_UPD
UINT64_C(4104130479), // VLD4DUPq32
UINT64_C(0), // VLD4DUPq32EvenPseudo
UINT64_C(0), // VLD4DUPq32OddPseudo
UINT64_C(4104130464), // VLD4DUPq32_UPD
UINT64_C(4104130351), // VLD4DUPq8
UINT64_C(0), // VLD4DUPq8EvenPseudo
UINT64_C(0), // VLD4DUPq8OddPseudo
UINT64_C(4104130336), // VLD4DUPq8_UPD
UINT64_C(4104128271), // VLD4LNd16
UINT64_C(0), // VLD4LNd16Pseudo
UINT64_C(0), // VLD4LNd16Pseudo_UPD
UINT64_C(4104128256), // VLD4LNd16_UPD
UINT64_C(4104129295), // VLD4LNd32
UINT64_C(0), // VLD4LNd32Pseudo
UINT64_C(0), // VLD4LNd32Pseudo_UPD
UINT64_C(4104129280), // VLD4LNd32_UPD
UINT64_C(4104127247), // VLD4LNd8
UINT64_C(0), // VLD4LNd8Pseudo
UINT64_C(0), // VLD4LNd8Pseudo_UPD
UINT64_C(4104127232), // VLD4LNd8_UPD
UINT64_C(4104128303), // VLD4LNq16
UINT64_C(0), // VLD4LNq16Pseudo
UINT64_C(0), // VLD4LNq16Pseudo_UPD
UINT64_C(4104128288), // VLD4LNq16_UPD
UINT64_C(4104129359), // VLD4LNq32
UINT64_C(0), // VLD4LNq32Pseudo
UINT64_C(0), // VLD4LNq32Pseudo_UPD
UINT64_C(4104129344), // VLD4LNq32_UPD
UINT64_C(4095737935), // VLD4d16
UINT64_C(0), // VLD4d16Pseudo
UINT64_C(0), // VLD4d16Pseudo_UPD
UINT64_C(4095737920), // VLD4d16_UPD
UINT64_C(4095737999), // VLD4d32
UINT64_C(0), // VLD4d32Pseudo
UINT64_C(0), // VLD4d32Pseudo_UPD
UINT64_C(4095737984), // VLD4d32_UPD
UINT64_C(4095737871), // VLD4d8
UINT64_C(0), // VLD4d8Pseudo
UINT64_C(0), // VLD4d8Pseudo_UPD
UINT64_C(4095737856), // VLD4d8_UPD
UINT64_C(4095738191), // VLD4q16
UINT64_C(0), // VLD4q16Pseudo_UPD
UINT64_C(4095738176), // VLD4q16_UPD
UINT64_C(0), // VLD4q16oddPseudo
UINT64_C(0), // VLD4q16oddPseudo_UPD
UINT64_C(4095738255), // VLD4q32
UINT64_C(0), // VLD4q32Pseudo_UPD
UINT64_C(4095738240), // VLD4q32_UPD
UINT64_C(0), // VLD4q32oddPseudo
UINT64_C(0), // VLD4q32oddPseudo_UPD
UINT64_C(4095738127), // VLD4q8
UINT64_C(0), // VLD4q8Pseudo_UPD
UINT64_C(4095738112), // VLD4q8_UPD
UINT64_C(0), // VLD4q8oddPseudo
UINT64_C(0), // VLD4q8oddPseudo_UPD
UINT64_C(221252352), // VLDMDDB_UPD
UINT64_C(210766592), // VLDMDIA
UINT64_C(212863744), // VLDMDIA_UPD
UINT64_C(0), // VLDMQIA
UINT64_C(221252096), // VLDMSDB_UPD
UINT64_C(210766336), // VLDMSIA
UINT64_C(212863488), // VLDMSIA_UPD
UINT64_C(219155200), // VLDRD
UINT64_C(219154688), // VLDRH
UINT64_C(219154944), // VLDRS
UINT64_C(223399808), // VLDR_FPCXTNS_off
UINT64_C(208719744), // VLDR_FPCXTNS_post
UINT64_C(225496960), // VLDR_FPCXTNS_pre
UINT64_C(223408000), // VLDR_FPCXTS_off
UINT64_C(208727936), // VLDR_FPCXTS_post
UINT64_C(225505152), // VLDR_FPCXTS_pre
UINT64_C(219172736), // VLDR_FPSCR_NZCVQC_off
UINT64_C(204492672), // VLDR_FPSCR_NZCVQC_post
UINT64_C(221269888), // VLDR_FPSCR_NZCVQC_pre
UINT64_C(219164544), // VLDR_FPSCR_off
UINT64_C(204484480), // VLDR_FPSCR_post
UINT64_C(221261696), // VLDR_FPSCR_pre
UINT64_C(223391616), // VLDR_P0_off
UINT64_C(208711552), // VLDR_P0_post
UINT64_C(225488768), // VLDR_P0_pre
UINT64_C(223383424), // VLDR_VPR_off
UINT64_C(208703360), // VLDR_VPR_post
UINT64_C(225480576), // VLDR_VPR_pre
UINT64_C(204474880), // VLLDM
UINT64_C(203426304), // VLSTM
UINT64_C(4060090112), // VMAXfd
UINT64_C(4060090176), // VMAXfq
UINT64_C(4061138688), // VMAXhd
UINT64_C(4061138752), // VMAXhq
UINT64_C(4060087872), // VMAXsv16i8
UINT64_C(4062184960), // VMAXsv2i32
UINT64_C(4061136384), // VMAXsv4i16
UINT64_C(4062185024), // VMAXsv4i32
UINT64_C(4061136448), // VMAXsv8i16
UINT64_C(4060087808), // VMAXsv8i8
UINT64_C(4076865088), // VMAXuv16i8
UINT64_C(4078962176), // VMAXuv2i32
UINT64_C(4077913600), // VMAXuv4i16
UINT64_C(4078962240), // VMAXuv4i32
UINT64_C(4077913664), // VMAXuv8i16
UINT64_C(4076865024), // VMAXuv8i8
UINT64_C(4062187264), // VMINfd
UINT64_C(4062187328), // VMINfq
UINT64_C(4063235840), // VMINhd
UINT64_C(4063235904), // VMINhq
UINT64_C(4060087888), // VMINsv16i8
UINT64_C(4062184976), // VMINsv2i32
UINT64_C(4061136400), // VMINsv4i16
UINT64_C(4062185040), // VMINsv4i32
UINT64_C(4061136464), // VMINsv8i16
UINT64_C(4060087824), // VMINsv8i8
UINT64_C(4076865104), // VMINuv16i8
UINT64_C(4078962192), // VMINuv2i32
UINT64_C(4077913616), // VMINuv4i16
UINT64_C(4078962256), // VMINuv4i32
UINT64_C(4077913680), // VMINuv8i16
UINT64_C(4076865040), // VMINuv8i8
UINT64_C(234883840), // VMLAD
UINT64_C(234883328), // VMLAH
UINT64_C(4070572608), // VMLALslsv2i32
UINT64_C(4069524032), // VMLALslsv4i16
UINT64_C(4087349824), // VMLALsluv2i32
UINT64_C(4086301248), // VMLALsluv4i16
UINT64_C(4070574080), // VMLALsv2i64
UINT64_C(4069525504), // VMLALsv4i32
UINT64_C(4068476928), // VMLALsv8i16
UINT64_C(4087351296), // VMLALuv2i64
UINT64_C(4086302720), // VMLALuv4i32
UINT64_C(4085254144), // VMLALuv8i16
UINT64_C(234883584), // VMLAS
UINT64_C(4060089616), // VMLAfd
UINT64_C(4060089680), // VMLAfq
UINT64_C(4061138192), // VMLAhd
UINT64_C(4061138256), // VMLAhq
UINT64_C(4070572352), // VMLAslfd
UINT64_C(4087349568), // VMLAslfq
UINT64_C(4069523776), // VMLAslhd
UINT64_C(4086300992), // VMLAslhq
UINT64_C(4070572096), // VMLAslv2i32
UINT64_C(4069523520), // VMLAslv4i16
UINT64_C(4087349312), // VMLAslv4i32
UINT64_C(4086300736), // VMLAslv8i16
UINT64_C(4060088640), // VMLAv16i8
UINT64_C(4062185728), // VMLAv2i32
UINT64_C(4061137152), // VMLAv4i16
UINT64_C(4062185792), // VMLAv4i32
UINT64_C(4061137216), // VMLAv8i16
UINT64_C(4060088576), // VMLAv8i8
UINT64_C(234883904), // VMLSD
UINT64_C(234883392), // VMLSH
UINT64_C(4070573632), // VMLSLslsv2i32
UINT64_C(4069525056), // VMLSLslsv4i16
UINT64_C(4087350848), // VMLSLsluv2i32
UINT64_C(4086302272), // VMLSLsluv4i16
UINT64_C(4070574592), // VMLSLsv2i64
UINT64_C(4069526016), // VMLSLsv4i32
UINT64_C(4068477440), // VMLSLsv8i16
UINT64_C(4087351808), // VMLSLuv2i64
UINT64_C(4086303232), // VMLSLuv4i32
UINT64_C(4085254656), // VMLSLuv8i16
UINT64_C(234883648), // VMLSS
UINT64_C(4062186768), // VMLSfd
UINT64_C(4062186832), // VMLSfq
UINT64_C(4063235344), // VMLShd
UINT64_C(4063235408), // VMLShq
UINT64_C(4070573376), // VMLSslfd
UINT64_C(4087350592), // VMLSslfq
UINT64_C(4069524800), // VMLSslhd
UINT64_C(4086302016), // VMLSslhq
UINT64_C(4070573120), // VMLSslv2i32
UINT64_C(4069524544), // VMLSslv4i16
UINT64_C(4087350336), // VMLSslv4i32
UINT64_C(4086301760), // VMLSslv8i16
UINT64_C(4076865856), // VMLSv16i8
UINT64_C(4078962944), // VMLSv2i32
UINT64_C(4077914368), // VMLSv4i16
UINT64_C(4078963008), // VMLSv4i32
UINT64_C(4077914432), // VMLSv8i16
UINT64_C(4076865792), // VMLSv8i8
UINT64_C(246418240), // VMOVD
UINT64_C(205523728), // VMOVDRR
UINT64_C(4272949824), // VMOVH
UINT64_C(234883344), // VMOVHR
UINT64_C(4070574608), // VMOVLsv2i64
UINT64_C(4069526032), // VMOVLsv4i32
UINT64_C(4069001744), // VMOVLsv8i16
UINT64_C(4087351824), // VMOVLuv2i64
UINT64_C(4086303248), // VMOVLuv4i32
UINT64_C(4085778960), // VMOVLuv8i16
UINT64_C(4089053696), // VMOVNv2i32
UINT64_C(4088791552), // VMOVNv4i16
UINT64_C(4088529408), // VMOVNv8i8
UINT64_C(235931920), // VMOVRH
UINT64_C(206572304), // VMOVRRD
UINT64_C(206572048), // VMOVRRS
UINT64_C(235932176), // VMOVRS
UINT64_C(246417984), // VMOVS
UINT64_C(234883600), // VMOVSR
UINT64_C(205523472), // VMOVSRR
UINT64_C(4068478544), // VMOVv16i8
UINT64_C(4068478512), // VMOVv1i64
UINT64_C(4068478736), // VMOVv2f32
UINT64_C(4068474896), // VMOVv2i32
UINT64_C(4068478576), // VMOVv2i64
UINT64_C(4068478800), // VMOVv4f32
UINT64_C(4068476944), // VMOVv4i16
UINT64_C(4068474960), // VMOVv4i32
UINT64_C(4068477008), // VMOVv8i16
UINT64_C(4068478480), // VMOVv8i8
UINT64_C(250677776), // VMRS
UINT64_C(251529744), // VMRS_FPCXTNS
UINT64_C(251595280), // VMRS_FPCXTS
UINT64_C(251136528), // VMRS_FPEXC
UINT64_C(251202064), // VMRS_FPINST
UINT64_C(251267600), // VMRS_FPINST2
UINT64_C(250743312), // VMRS_FPSCR_NZCVQC
UINT64_C(250612240), // VMRS_FPSID
UINT64_C(251070992), // VMRS_MVFR0
UINT64_C(251005456), // VMRS_MVFR1
UINT64_C(250939920), // VMRS_MVFR2
UINT64_C(251464208), // VMRS_P0
UINT64_C(251398672), // VMRS_VPR
UINT64_C(249629200), // VMSR
UINT64_C(250481168), // VMSR_FPCXTNS
UINT64_C(250546704), // VMSR_FPCXTS
UINT64_C(250087952), // VMSR_FPEXC
UINT64_C(250153488), // VMSR_FPINST
UINT64_C(250219024), // VMSR_FPINST2
UINT64_C(249694736), // VMSR_FPSCR_NZCVQC
UINT64_C(249563664), // VMSR_FPSID
UINT64_C(250415632), // VMSR_P0
UINT64_C(250350096), // VMSR_VPR
UINT64_C(236980992), // VMULD
UINT64_C(236980480), // VMULH
UINT64_C(4070575616), // VMULLp64
UINT64_C(4068478464), // VMULLp8
UINT64_C(4070574656), // VMULLslsv2i32
UINT64_C(4069526080), // VMULLslsv4i16
UINT64_C(4087351872), // VMULLsluv2i32
UINT64_C(4086303296), // VMULLsluv4i16
UINT64_C(4070575104), // VMULLsv2i64
UINT64_C(4069526528), // VMULLsv4i32
UINT64_C(4068477952), // VMULLsv8i16
UINT64_C(4087352320), // VMULLuv2i64
UINT64_C(4086303744), // VMULLuv4i32
UINT64_C(4085255168), // VMULLuv8i16
UINT64_C(236980736), // VMULS
UINT64_C(4076866832), // VMULfd
UINT64_C(4076866896), // VMULfq
UINT64_C(4077915408), // VMULhd
UINT64_C(4077915472), // VMULhq
UINT64_C(4076865808), // VMULpd
UINT64_C(4076865872), // VMULpq
UINT64_C(4070574400), // VMULslfd
UINT64_C(4087351616), // VMULslfq
UINT64_C(4069525824), // VMULslhd
UINT64_C(4086303040), // VMULslhq
UINT64_C(4070574144), // VMULslv2i32
UINT64_C(4069525568), // VMULslv4i16
UINT64_C(4087351360), // VMULslv4i32
UINT64_C(4086302784), // VMULslv8i16
UINT64_C(4060088656), // VMULv16i8
UINT64_C(4062185744), // VMULv2i32
UINT64_C(4061137168), // VMULv4i16
UINT64_C(4062185808), // VMULv4i32
UINT64_C(4061137232), // VMULv8i16
UINT64_C(4060088592), // VMULv8i8
UINT64_C(4088399232), // VMVNd
UINT64_C(4088399296), // VMVNq
UINT64_C(4068474928), // VMVNv2i32
UINT64_C(4068476976), // VMVNv4i16
UINT64_C(4068474992), // VMVNv4i32
UINT64_C(4068477040), // VMVNv8i16
UINT64_C(246483776), // VNEGD
UINT64_C(246483264), // VNEGH
UINT64_C(246483520), // VNEGS
UINT64_C(4088989632), // VNEGf32q
UINT64_C(4088989568), // VNEGfd
UINT64_C(4088727424), // VNEGhd
UINT64_C(4088727488), // VNEGhq
UINT64_C(4088726400), // VNEGs16d
UINT64_C(4088726464), // VNEGs16q
UINT64_C(4088988544), // VNEGs32d
UINT64_C(4088988608), // VNEGs32q
UINT64_C(4088464256), // VNEGs8d
UINT64_C(4088464320), // VNEGs8q
UINT64_C(235932480), // VNMLAD
UINT64_C(235931968), // VNMLAH
UINT64_C(235932224), // VNMLAS
UINT64_C(235932416), // VNMLSD
UINT64_C(235931904), // VNMLSH
UINT64_C(235932160), // VNMLSS
UINT64_C(236981056), // VNMULD
UINT64_C(236980544), // VNMULH
UINT64_C(236980800), // VNMULS
UINT64_C(4063232272), // VORNd
UINT64_C(4063232336), // VORNq
UINT64_C(4062183696), // VORRd
UINT64_C(4068475152), // VORRiv2i32
UINT64_C(4068477200), // VORRiv4i16
UINT64_C(4068475216), // VORRiv4i32
UINT64_C(4068477264), // VORRiv8i16
UINT64_C(4062183760), // VORRq
UINT64_C(4088399424), // VPADALsv16i8
UINT64_C(4088923648), // VPADALsv2i32
UINT64_C(4088661504), // VPADALsv4i16
UINT64_C(4088923712), // VPADALsv4i32
UINT64_C(4088661568), // VPADALsv8i16
UINT64_C(4088399360), // VPADALsv8i8
UINT64_C(4088399552), // VPADALuv16i8
UINT64_C(4088923776), // VPADALuv2i32
UINT64_C(4088661632), // VPADALuv4i16
UINT64_C(4088923840), // VPADALuv4i32
UINT64_C(4088661696), // VPADALuv8i16
UINT64_C(4088399488), // VPADALuv8i8
UINT64_C(4088398400), // VPADDLsv16i8
UINT64_C(4088922624), // VPADDLsv2i32
UINT64_C(4088660480), // VPADDLsv4i16
UINT64_C(4088922688), // VPADDLsv4i32
UINT64_C(4088660544), // VPADDLsv8i16
UINT64_C(4088398336), // VPADDLsv8i8
UINT64_C(4088398528), // VPADDLuv16i8
UINT64_C(4088922752), // VPADDLuv2i32
UINT64_C(4088660608), // VPADDLuv4i16
UINT64_C(4088922816), // VPADDLuv4i32
UINT64_C(4088660672), // VPADDLuv8i16
UINT64_C(4088398464), // VPADDLuv8i8
UINT64_C(4076866816), // VPADDf
UINT64_C(4077915392), // VPADDh
UINT64_C(4061137680), // VPADDi16
UINT64_C(4062186256), // VPADDi32
UINT64_C(4060089104), // VPADDi8
UINT64_C(4076867328), // VPMAXf
UINT64_C(4077915904), // VPMAXh
UINT64_C(4061137408), // VPMAXs16
UINT64_C(4062185984), // VPMAXs32
UINT64_C(4060088832), // VPMAXs8
UINT64_C(4077914624), // VPMAXu16
UINT64_C(4078963200), // VPMAXu32
UINT64_C(4076866048), // VPMAXu8
UINT64_C(4078964480), // VPMINf
UINT64_C(4080013056), // VPMINh
UINT64_C(4061137424), // VPMINs16
UINT64_C(4062186000), // VPMINs32
UINT64_C(4060088848), // VPMINs8
UINT64_C(4077914640), // VPMINu16
UINT64_C(4078963216), // VPMINu32
UINT64_C(4076866064), // VPMINu8
UINT64_C(4088399680), // VQABSv16i8
UINT64_C(4088923904), // VQABSv2i32
UINT64_C(4088661760), // VQABSv4i16
UINT64_C(4088923968), // VQABSv4i32
UINT64_C(4088661824), // VQABSv8i16
UINT64_C(4088399616), // VQABSv8i8
UINT64_C(4060086352), // VQADDsv16i8
UINT64_C(4063232016), // VQADDsv1i64
UINT64_C(4062183440), // VQADDsv2i32
UINT64_C(4063232080), // VQADDsv2i64
UINT64_C(4061134864), // VQADDsv4i16
UINT64_C(4062183504), // VQADDsv4i32
UINT64_C(4061134928), // VQADDsv8i16
UINT64_C(4060086288), // VQADDsv8i8
UINT64_C(4076863568), // VQADDuv16i8
UINT64_C(4080009232), // VQADDuv1i64
UINT64_C(4078960656), // VQADDuv2i32
UINT64_C(4080009296), // VQADDuv2i64
UINT64_C(4077912080), // VQADDuv4i16
UINT64_C(4078960720), // VQADDuv4i32
UINT64_C(4077912144), // VQADDuv8i16
UINT64_C(4076863504), // VQADDuv8i8
UINT64_C(4070572864), // VQDMLALslv2i32
UINT64_C(4069524288), // VQDMLALslv4i16
UINT64_C(4070574336), // VQDMLALv2i64
UINT64_C(4069525760), // VQDMLALv4i32
UINT64_C(4070573888), // VQDMLSLslv2i32
UINT64_C(4069525312), // VQDMLSLslv4i16
UINT64_C(4070574848), // VQDMLSLv2i64
UINT64_C(4069526272), // VQDMLSLv4i32
UINT64_C(4070575168), // VQDMULHslv2i32
UINT64_C(4069526592), // VQDMULHslv4i16
UINT64_C(4087352384), // VQDMULHslv4i32
UINT64_C(4086303808), // VQDMULHslv8i16
UINT64_C(4062186240), // VQDMULHv2i32
UINT64_C(4061137664), // VQDMULHv4i16
UINT64_C(4062186304), // VQDMULHv4i32
UINT64_C(4061137728), // VQDMULHv8i16
UINT64_C(4070574912), // VQDMULLslv2i32
UINT64_C(4069526336), // VQDMULLslv4i16
UINT64_C(4070575360), // VQDMULLv2i64
UINT64_C(4069526784), // VQDMULLv4i32
UINT64_C(4089053760), // VQMOVNsuv2i32
UINT64_C(4088791616), // VQMOVNsuv4i16
UINT64_C(4088529472), // VQMOVNsuv8i8
UINT64_C(4089053824), // VQMOVNsv2i32
UINT64_C(4088791680), // VQMOVNsv4i16
UINT64_C(4088529536), // VQMOVNsv8i8
UINT64_C(4089053888), // VQMOVNuv2i32
UINT64_C(4088791744), // VQMOVNuv4i16
UINT64_C(4088529600), // VQMOVNuv8i8
UINT64_C(4088399808), // VQNEGv16i8
UINT64_C(4088924032), // VQNEGv2i32
UINT64_C(4088661888), // VQNEGv4i16
UINT64_C(4088924096), // VQNEGv4i32
UINT64_C(4088661952), // VQNEGv8i16
UINT64_C(4088399744), // VQNEGv8i8
UINT64_C(4070575680), // VQRDMLAHslv2i32
UINT64_C(4069527104), // VQRDMLAHslv4i16
UINT64_C(4087352896), // VQRDMLAHslv4i32
UINT64_C(4086304320), // VQRDMLAHslv8i16
UINT64_C(4078963472), // VQRDMLAHv2i32
UINT64_C(4077914896), // VQRDMLAHv4i16
UINT64_C(4078963536), // VQRDMLAHv4i32
UINT64_C(4077914960), // VQRDMLAHv8i16
UINT64_C(4070575936), // VQRDMLSHslv2i32
UINT64_C(4069527360), // VQRDMLSHslv4i16
UINT64_C(4087353152), // VQRDMLSHslv4i32
UINT64_C(4086304576), // VQRDMLSHslv8i16
UINT64_C(4078963728), // VQRDMLSHv2i32
UINT64_C(4077915152), // VQRDMLSHv4i16
UINT64_C(4078963792), // VQRDMLSHv4i32
UINT64_C(4077915216), // VQRDMLSHv8i16
UINT64_C(4070575424), // VQRDMULHslv2i32
UINT64_C(4069526848), // VQRDMULHslv4i16
UINT64_C(4087352640), // VQRDMULHslv4i32
UINT64_C(4086304064), // VQRDMULHslv8i16
UINT64_C(4078963456), // VQRDMULHv2i32
UINT64_C(4077914880), // VQRDMULHv4i16
UINT64_C(4078963520), // VQRDMULHv4i32
UINT64_C(4077914944), // VQRDMULHv8i16
UINT64_C(4060087632), // VQRSHLsv16i8
UINT64_C(4063233296), // VQRSHLsv1i64
UINT64_C(4062184720), // VQRSHLsv2i32
UINT64_C(4063233360), // VQRSHLsv2i64
UINT64_C(4061136144), // VQRSHLsv4i16
UINT64_C(4062184784), // VQRSHLsv4i32
UINT64_C(4061136208), // VQRSHLsv8i16
UINT64_C(4060087568), // VQRSHLsv8i8
UINT64_C(4076864848), // VQRSHLuv16i8
UINT64_C(4080010512), // VQRSHLuv1i64
UINT64_C(4078961936), // VQRSHLuv2i32
UINT64_C(4080010576), // VQRSHLuv2i64
UINT64_C(4077913360), // VQRSHLuv4i16
UINT64_C(4078962000), // VQRSHLuv4i32
UINT64_C(4077913424), // VQRSHLuv8i16
UINT64_C(4076864784), // VQRSHLuv8i8
UINT64_C(4070574416), // VQRSHRNsv2i32
UINT64_C(4069525840), // VQRSHRNsv4i16
UINT64_C(4069001552), // VQRSHRNsv8i8
UINT64_C(4087351632), // VQRSHRNuv2i32
UINT64_C(4086303056), // VQRSHRNuv4i16
UINT64_C(4085778768), // VQRSHRNuv8i8
UINT64_C(4087351376), // VQRSHRUNv2i32
UINT64_C(4086302800), // VQRSHRUNv4i16
UINT64_C(4085778512), // VQRSHRUNv8i8
UINT64_C(4069001040), // VQSHLsiv16i8
UINT64_C(4068476816), // VQSHLsiv1i64
UINT64_C(4070573840), // VQSHLsiv2i32
UINT64_C(4068476880), // VQSHLsiv2i64
UINT64_C(4069525264), // VQSHLsiv4i16
UINT64_C(4070573904), // VQSHLsiv4i32
UINT64_C(4069525328), // VQSHLsiv8i16
UINT64_C(4069000976), // VQSHLsiv8i8
UINT64_C(4085778000), // VQSHLsuv16i8
UINT64_C(4085253776), // VQSHLsuv1i64
UINT64_C(4087350800), // VQSHLsuv2i32
UINT64_C(4085253840), // VQSHLsuv2i64
UINT64_C(4086302224), // VQSHLsuv4i16
UINT64_C(4087350864), // VQSHLsuv4i32
UINT64_C(4086302288), // VQSHLsuv8i16
UINT64_C(4085777936), // VQSHLsuv8i8
UINT64_C(4060087376), // VQSHLsv16i8
UINT64_C(4063233040), // VQSHLsv1i64
UINT64_C(4062184464), // VQSHLsv2i32
UINT64_C(4063233104), // VQSHLsv2i64
UINT64_C(4061135888), // VQSHLsv4i16
UINT64_C(4062184528), // VQSHLsv4i32
UINT64_C(4061135952), // VQSHLsv8i16
UINT64_C(4060087312), // VQSHLsv8i8
UINT64_C(4085778256), // VQSHLuiv16i8
UINT64_C(4085254032), // VQSHLuiv1i64
UINT64_C(4087351056), // VQSHLuiv2i32
UINT64_C(4085254096), // VQSHLuiv2i64
UINT64_C(4086302480), // VQSHLuiv4i16
UINT64_C(4087351120), // VQSHLuiv4i32
UINT64_C(4086302544), // VQSHLuiv8i16
UINT64_C(4085778192), // VQSHLuiv8i8
UINT64_C(4076864592), // VQSHLuv16i8
UINT64_C(4080010256), // VQSHLuv1i64
UINT64_C(4078961680), // VQSHLuv2i32
UINT64_C(4080010320), // VQSHLuv2i64
UINT64_C(4077913104), // VQSHLuv4i16
UINT64_C(4078961744), // VQSHLuv4i32
UINT64_C(4077913168), // VQSHLuv8i16
UINT64_C(4076864528), // VQSHLuv8i8
UINT64_C(4070574352), // VQSHRNsv2i32
UINT64_C(4069525776), // VQSHRNsv4i16
UINT64_C(4069001488), // VQSHRNsv8i8
UINT64_C(4087351568), // VQSHRNuv2i32
UINT64_C(4086302992), // VQSHRNuv4i16
UINT64_C(4085778704), // VQSHRNuv8i8
UINT64_C(4087351312), // VQSHRUNv2i32
UINT64_C(4086302736), // VQSHRUNv4i16
UINT64_C(4085778448), // VQSHRUNv8i8
UINT64_C(4060086864), // VQSUBsv16i8
UINT64_C(4063232528), // VQSUBsv1i64
UINT64_C(4062183952), // VQSUBsv2i32
UINT64_C(4063232592), // VQSUBsv2i64
UINT64_C(4061135376), // VQSUBsv4i16
UINT64_C(4062184016), // VQSUBsv4i32
UINT64_C(4061135440), // VQSUBsv8i16
UINT64_C(4060086800), // VQSUBsv8i8
UINT64_C(4076864080), // VQSUBuv16i8
UINT64_C(4080009744), // VQSUBuv1i64
UINT64_C(4078961168), // VQSUBuv2i32
UINT64_C(4080009808), // VQSUBuv2i64
UINT64_C(4077912592), // VQSUBuv4i16
UINT64_C(4078961232), // VQSUBuv4i32
UINT64_C(4077912656), // VQSUBuv8i16
UINT64_C(4076864016), // VQSUBuv8i8
UINT64_C(4087350272), // VRADDHNv2i32
UINT64_C(4086301696), // VRADDHNv4i16
UINT64_C(4085253120), // VRADDHNv8i8
UINT64_C(4089119744), // VRECPEd
UINT64_C(4089120000), // VRECPEfd
UINT64_C(4089120064), // VRECPEfq
UINT64_C(4088857856), // VRECPEhd
UINT64_C(4088857920), // VRECPEhq
UINT64_C(4089119808), // VRECPEq
UINT64_C(4060090128), // VRECPSfd
UINT64_C(4060090192), // VRECPSfq
UINT64_C(4061138704), // VRECPShd
UINT64_C(4061138768), // VRECPShq
UINT64_C(4088398080), // VREV16d8
UINT64_C(4088398144), // VREV16q8
UINT64_C(4088660096), // VREV32d16
UINT64_C(4088397952), // VREV32d8
UINT64_C(4088660160), // VREV32q16
UINT64_C(4088398016), // VREV32q8
UINT64_C(4088659968), // VREV64d16
UINT64_C(4088922112), // VREV64d32
UINT64_C(4088397824), // VREV64d8
UINT64_C(4088660032), // VREV64q16
UINT64_C(4088922176), // VREV64q32
UINT64_C(4088397888), // VREV64q8
UINT64_C(4060086592), // VRHADDsv16i8
UINT64_C(4062183680), // VRHADDsv2i32
UINT64_C(4061135104), // VRHADDsv4i16
UINT64_C(4062183744), // VRHADDsv4i32
UINT64_C(4061135168), // VRHADDsv8i16
UINT64_C(4060086528), // VRHADDsv8i8
UINT64_C(4076863808), // VRHADDuv16i8
UINT64_C(4078960896), // VRHADDuv2i32
UINT64_C(4077912320), // VRHADDuv4i16
UINT64_C(4078960960), // VRHADDuv4i32
UINT64_C(4077912384), // VRHADDuv8i16
UINT64_C(4076863744), // VRHADDuv8i8
UINT64_C(4273474368), // VRINTAD
UINT64_C(4273473856), // VRINTAH
UINT64_C(4089054464), // VRINTANDf
UINT64_C(4088792320), // VRINTANDh
UINT64_C(4089054528), // VRINTANQf
UINT64_C(4088792384), // VRINTANQh
UINT64_C(4273474112), // VRINTAS
UINT64_C(4273670976), // VRINTMD
UINT64_C(4273670464), // VRINTMH
UINT64_C(4089054848), // VRINTMNDf
UINT64_C(4088792704), // VRINTMNDh
UINT64_C(4089054912), // VRINTMNQf
UINT64_C(4088792768), // VRINTMNQh
UINT64_C(4273670720), // VRINTMS
UINT64_C(4273539904), // VRINTND
UINT64_C(4273539392), // VRINTNH
UINT64_C(4089054208), // VRINTNNDf
UINT64_C(4088792064), // VRINTNNDh
UINT64_C(4089054272), // VRINTNNQf
UINT64_C(4088792128), // VRINTNNQh
UINT64_C(4273539648), // VRINTNS
UINT64_C(4273605440), // VRINTPD
UINT64_C(4273604928), // VRINTPH
UINT64_C(4089055104), // VRINTPNDf
UINT64_C(4088792960), // VRINTPNDh
UINT64_C(4089055168), // VRINTPNQf
UINT64_C(4088793024), // VRINTPNQh
UINT64_C(4273605184), // VRINTPS
UINT64_C(246811456), // VRINTRD
UINT64_C(246810944), // VRINTRH
UINT64_C(246811200), // VRINTRS
UINT64_C(246876992), // VRINTXD
UINT64_C(246876480), // VRINTXH
UINT64_C(4089054336), // VRINTXNDf
UINT64_C(4088792192), // VRINTXNDh
UINT64_C(4089054400), // VRINTXNQf
UINT64_C(4088792256), // VRINTXNQh
UINT64_C(246876736), // VRINTXS
UINT64_C(246811584), // VRINTZD
UINT64_C(246811072), // VRINTZH
UINT64_C(4089054592), // VRINTZNDf
UINT64_C(4088792448), // VRINTZNDh
UINT64_C(4089054656), // VRINTZNQf
UINT64_C(4088792512), // VRINTZNQh
UINT64_C(246811328), // VRINTZS
UINT64_C(4060087616), // VRSHLsv16i8
UINT64_C(4063233280), // VRSHLsv1i64
UINT64_C(4062184704), // VRSHLsv2i32
UINT64_C(4063233344), // VRSHLsv2i64
UINT64_C(4061136128), // VRSHLsv4i16
UINT64_C(4062184768), // VRSHLsv4i32
UINT64_C(4061136192), // VRSHLsv8i16
UINT64_C(4060087552), // VRSHLsv8i8
UINT64_C(4076864832), // VRSHLuv16i8
UINT64_C(4080010496), // VRSHLuv1i64
UINT64_C(4078961920), // VRSHLuv2i32
UINT64_C(4080010560), // VRSHLuv2i64
UINT64_C(4077913344), // VRSHLuv4i16
UINT64_C(4078961984), // VRSHLuv4i32
UINT64_C(4077913408), // VRSHLuv8i16
UINT64_C(4076864768), // VRSHLuv8i8
UINT64_C(4070574160), // VRSHRNv2i32
UINT64_C(4069525584), // VRSHRNv4i16
UINT64_C(4069001296), // VRSHRNv8i8
UINT64_C(4068999760), // VRSHRsv16i8
UINT64_C(4068475536), // VRSHRsv1i64
UINT64_C(4070572560), // VRSHRsv2i32
UINT64_C(4068475600), // VRSHRsv2i64
UINT64_C(4069523984), // VRSHRsv4i16
UINT64_C(4070572624), // VRSHRsv4i32
UINT64_C(4069524048), // VRSHRsv8i16
UINT64_C(4068999696), // VRSHRsv8i8
UINT64_C(4085776976), // VRSHRuv16i8
UINT64_C(4085252752), // VRSHRuv1i64
UINT64_C(4087349776), // VRSHRuv2i32
UINT64_C(4085252816), // VRSHRuv2i64
UINT64_C(4086301200), // VRSHRuv4i16
UINT64_C(4087349840), // VRSHRuv4i32
UINT64_C(4086301264), // VRSHRuv8i16
UINT64_C(4085776912), // VRSHRuv8i8
UINT64_C(4089119872), // VRSQRTEd
UINT64_C(4089120128), // VRSQRTEfd
UINT64_C(4089120192), // VRSQRTEfq
UINT64_C(4088857984), // VRSQRTEhd
UINT64_C(4088858048), // VRSQRTEhq
UINT64_C(4089119936), // VRSQRTEq
UINT64_C(4062187280), // VRSQRTSfd
UINT64_C(4062187344), // VRSQRTSfq
UINT64_C(4063235856), // VRSQRTShd
UINT64_C(4063235920), // VRSQRTShq
UINT64_C(4069000016), // VRSRAsv16i8
UINT64_C(4068475792), // VRSRAsv1i64
UINT64_C(4070572816), // VRSRAsv2i32
UINT64_C(4068475856), // VRSRAsv2i64
UINT64_C(4069524240), // VRSRAsv4i16
UINT64_C(4070572880), // VRSRAsv4i32
UINT64_C(4069524304), // VRSRAsv8i16
UINT64_C(4068999952), // VRSRAsv8i8
UINT64_C(4085777232), // VRSRAuv16i8
UINT64_C(4085253008), // VRSRAuv1i64
UINT64_C(4087350032), // VRSRAuv2i32
UINT64_C(4085253072), // VRSRAuv2i64
UINT64_C(4086301456), // VRSRAuv4i16
UINT64_C(4087350096), // VRSRAuv4i32
UINT64_C(4086301520), // VRSRAuv8i16
UINT64_C(4085777168), // VRSRAuv8i8
UINT64_C(4087350784), // VRSUBHNv2i32
UINT64_C(4086302208), // VRSUBHNv4i16
UINT64_C(4085253632), // VRSUBHNv8i8
UINT64_C(3969846016), // VSCCLRMD
UINT64_C(3969845760), // VSCCLRMS
UINT64_C(4229958912), // VSDOTD
UINT64_C(4263513344), // VSDOTDI
UINT64_C(4229958976), // VSDOTQ
UINT64_C(4263513408), // VSDOTQI
UINT64_C(4261415680), // VSELEQD
UINT64_C(4261415168), // VSELEQH
UINT64_C(4261415424), // VSELEQS
UINT64_C(4263512832), // VSELGED
UINT64_C(4263512320), // VSELGEH
UINT64_C(4263512576), // VSELGES
UINT64_C(4264561408), // VSELGTD
UINT64_C(4264560896), // VSELGTH
UINT64_C(4264561152), // VSELGTS
UINT64_C(4262464256), // VSELVSD
UINT64_C(4262463744), // VSELVSH
UINT64_C(4262464000), // VSELVSS
UINT64_C(234883888), // VSETLNi16
UINT64_C(234883856), // VSETLNi32
UINT64_C(239078160), // VSETLNi8
UINT64_C(4088791808), // VSHLLi16
UINT64_C(4089053952), // VSHLLi32
UINT64_C(4088529664), // VSHLLi8
UINT64_C(4070574608), // VSHLLsv2i64
UINT64_C(4069526032), // VSHLLsv4i32
UINT64_C(4069001744), // VSHLLsv8i16
UINT64_C(4087351824), // VSHLLuv2i64
UINT64_C(4086303248), // VSHLLuv4i32
UINT64_C(4085778960), // VSHLLuv8i16
UINT64_C(4069000528), // VSHLiv16i8
UINT64_C(4068476304), // VSHLiv1i64
UINT64_C(4070573328), // VSHLiv2i32
UINT64_C(4068476368), // VSHLiv2i64
UINT64_C(4069524752), // VSHLiv4i16
UINT64_C(4070573392), // VSHLiv4i32
UINT64_C(4069524816), // VSHLiv8i16
UINT64_C(4069000464), // VSHLiv8i8
UINT64_C(4060087360), // VSHLsv16i8
UINT64_C(4063233024), // VSHLsv1i64
UINT64_C(4062184448), // VSHLsv2i32
UINT64_C(4063233088), // VSHLsv2i64
UINT64_C(4061135872), // VSHLsv4i16
UINT64_C(4062184512), // VSHLsv4i32
UINT64_C(4061135936), // VSHLsv8i16
UINT64_C(4060087296), // VSHLsv8i8
UINT64_C(4076864576), // VSHLuv16i8
UINT64_C(4080010240), // VSHLuv1i64
UINT64_C(4078961664), // VSHLuv2i32
UINT64_C(4080010304), // VSHLuv2i64
UINT64_C(4077913088), // VSHLuv4i16
UINT64_C(4078961728), // VSHLuv4i32
UINT64_C(4077913152), // VSHLuv8i16
UINT64_C(4076864512), // VSHLuv8i8
UINT64_C(4070574096), // VSHRNv2i32
UINT64_C(4069525520), // VSHRNv4i16
UINT64_C(4069001232), // VSHRNv8i8
UINT64_C(4068999248), // VSHRsv16i8
UINT64_C(4068475024), // VSHRsv1i64
UINT64_C(4070572048), // VSHRsv2i32
UINT64_C(4068475088), // VSHRsv2i64
UINT64_C(4069523472), // VSHRsv4i16
UINT64_C(4070572112), // VSHRsv4i32
UINT64_C(4069523536), // VSHRsv8i16
UINT64_C(4068999184), // VSHRsv8i8
UINT64_C(4085776464), // VSHRuv16i8
UINT64_C(4085252240), // VSHRuv1i64
UINT64_C(4087349264), // VSHRuv2i32
UINT64_C(4085252304), // VSHRuv2i64
UINT64_C(4086300688), // VSHRuv4i16
UINT64_C(4087349328), // VSHRuv4i32
UINT64_C(4086300752), // VSHRuv8i16
UINT64_C(4085776400), // VSHRuv8i8
UINT64_C(247073600), // VSHTOD
UINT64_C(247073088), // VSHTOH
UINT64_C(247073344), // VSHTOS
UINT64_C(246942656), // VSITOD
UINT64_C(246942144), // VSITOH
UINT64_C(246942400), // VSITOS
UINT64_C(4085777744), // VSLIv16i8
UINT64_C(4085253520), // VSLIv1i64
UINT64_C(4087350544), // VSLIv2i32
UINT64_C(4085253584), // VSLIv2i64
UINT64_C(4086301968), // VSLIv4i16
UINT64_C(4087350608), // VSLIv4i32
UINT64_C(4086302032), // VSLIv8i16
UINT64_C(4085777680), // VSLIv8i8
UINT64_C(247073728), // VSLTOD
UINT64_C(247073216), // VSLTOH
UINT64_C(247073472), // VSLTOS
UINT64_C(246483904), // VSQRTD
UINT64_C(246483392), // VSQRTH
UINT64_C(246483648), // VSQRTS
UINT64_C(4068999504), // VSRAsv16i8
UINT64_C(4068475280), // VSRAsv1i64
UINT64_C(4070572304), // VSRAsv2i32
UINT64_C(4068475344), // VSRAsv2i64
UINT64_C(4069523728), // VSRAsv4i16
UINT64_C(4070572368), // VSRAsv4i32
UINT64_C(4069523792), // VSRAsv8i16
UINT64_C(4068999440), // VSRAsv8i8
UINT64_C(4085776720), // VSRAuv16i8
UINT64_C(4085252496), // VSRAuv1i64
UINT64_C(4087349520), // VSRAuv2i32
UINT64_C(4085252560), // VSRAuv2i64
UINT64_C(4086300944), // VSRAuv4i16
UINT64_C(4087349584), // VSRAuv4i32
UINT64_C(4086301008), // VSRAuv8i16
UINT64_C(4085776656), // VSRAuv8i8
UINT64_C(4085777488), // VSRIv16i8
UINT64_C(4085253264), // VSRIv1i64
UINT64_C(4087350288), // VSRIv2i32
UINT64_C(4085253328), // VSRIv2i64
UINT64_C(4086301712), // VSRIv4i16
UINT64_C(4087350352), // VSRIv4i32
UINT64_C(4086301776), // VSRIv8i16
UINT64_C(4085777424), // VSRIv8i8
UINT64_C(4102030351), // VST1LNd16
UINT64_C(4102030336), // VST1LNd16_UPD
UINT64_C(4102031375), // VST1LNd32
UINT64_C(4102031360), // VST1LNd32_UPD
UINT64_C(4102029327), // VST1LNd8
UINT64_C(4102029312), // VST1LNd8_UPD
UINT64_C(0), // VST1LNq16Pseudo
UINT64_C(0), // VST1LNq16Pseudo_UPD
UINT64_C(0), // VST1LNq32Pseudo
UINT64_C(0), // VST1LNq32Pseudo_UPD
UINT64_C(0), // VST1LNq8Pseudo
UINT64_C(0), // VST1LNq8Pseudo_UPD
UINT64_C(4093642575), // VST1d16
UINT64_C(4093641295), // VST1d16Q
UINT64_C(0), // VST1d16QPseudo
UINT64_C(4093641293), // VST1d16Qwb_fixed
UINT64_C(4093641280), // VST1d16Qwb_register
UINT64_C(4093642319), // VST1d16T
UINT64_C(0), // VST1d16TPseudo
UINT64_C(4093642317), // VST1d16Twb_fixed
UINT64_C(4093642304), // VST1d16Twb_register
UINT64_C(4093642573), // VST1d16wb_fixed
UINT64_C(4093642560), // VST1d16wb_register
UINT64_C(4093642639), // VST1d32
UINT64_C(4093641359), // VST1d32Q
UINT64_C(0), // VST1d32QPseudo
UINT64_C(4093641357), // VST1d32Qwb_fixed
UINT64_C(4093641344), // VST1d32Qwb_register
UINT64_C(4093642383), // VST1d32T
UINT64_C(0), // VST1d32TPseudo
UINT64_C(4093642381), // VST1d32Twb_fixed
UINT64_C(4093642368), // VST1d32Twb_register
UINT64_C(4093642637), // VST1d32wb_fixed
UINT64_C(4093642624), // VST1d32wb_register
UINT64_C(4093642703), // VST1d64
UINT64_C(4093641423), // VST1d64Q
UINT64_C(0), // VST1d64QPseudo
UINT64_C(0), // VST1d64QPseudoWB_fixed
UINT64_C(0), // VST1d64QPseudoWB_register
UINT64_C(4093641421), // VST1d64Qwb_fixed
UINT64_C(4093641408), // VST1d64Qwb_register
UINT64_C(4093642447), // VST1d64T
UINT64_C(0), // VST1d64TPseudo
UINT64_C(0), // VST1d64TPseudoWB_fixed
UINT64_C(0), // VST1d64TPseudoWB_register
UINT64_C(4093642445), // VST1d64Twb_fixed
UINT64_C(4093642432), // VST1d64Twb_register
UINT64_C(4093642701), // VST1d64wb_fixed
UINT64_C(4093642688), // VST1d64wb_register
UINT64_C(4093642511), // VST1d8
UINT64_C(4093641231), // VST1d8Q
UINT64_C(0), // VST1d8QPseudo
UINT64_C(4093641229), // VST1d8Qwb_fixed
UINT64_C(4093641216), // VST1d8Qwb_register
UINT64_C(4093642255), // VST1d8T
UINT64_C(0), // VST1d8TPseudo
UINT64_C(4093642253), // VST1d8Twb_fixed
UINT64_C(4093642240), // VST1d8Twb_register
UINT64_C(4093642509), // VST1d8wb_fixed
UINT64_C(4093642496), // VST1d8wb_register
UINT64_C(4093643343), // VST1q16
UINT64_C(0), // VST1q16HighQPseudo
UINT64_C(0), // VST1q16HighTPseudo
UINT64_C(0), // VST1q16LowQPseudo_UPD
UINT64_C(0), // VST1q16LowTPseudo_UPD
UINT64_C(4093643341), // VST1q16wb_fixed
UINT64_C(4093643328), // VST1q16wb_register
UINT64_C(4093643407), // VST1q32
UINT64_C(0), // VST1q32HighQPseudo
UINT64_C(0), // VST1q32HighTPseudo
UINT64_C(0), // VST1q32LowQPseudo_UPD
UINT64_C(0), // VST1q32LowTPseudo_UPD
UINT64_C(4093643405), // VST1q32wb_fixed
UINT64_C(4093643392), // VST1q32wb_register
UINT64_C(4093643471), // VST1q64
UINT64_C(0), // VST1q64HighQPseudo
UINT64_C(0), // VST1q64HighTPseudo
UINT64_C(0), // VST1q64LowQPseudo_UPD
UINT64_C(0), // VST1q64LowTPseudo_UPD
UINT64_C(4093643469), // VST1q64wb_fixed
UINT64_C(4093643456), // VST1q64wb_register
UINT64_C(4093643279), // VST1q8
UINT64_C(0), // VST1q8HighQPseudo
UINT64_C(0), // VST1q8HighTPseudo
UINT64_C(0), // VST1q8LowQPseudo_UPD
UINT64_C(0), // VST1q8LowTPseudo_UPD
UINT64_C(4093643277), // VST1q8wb_fixed
UINT64_C(4093643264), // VST1q8wb_register
UINT64_C(4102030607), // VST2LNd16
UINT64_C(0), // VST2LNd16Pseudo
UINT64_C(0), // VST2LNd16Pseudo_UPD
UINT64_C(4102030592), // VST2LNd16_UPD
UINT64_C(4102031631), // VST2LNd32
UINT64_C(0), // VST2LNd32Pseudo
UINT64_C(0), // VST2LNd32Pseudo_UPD
UINT64_C(4102031616), // VST2LNd32_UPD
UINT64_C(4102029583), // VST2LNd8
UINT64_C(0), // VST2LNd8Pseudo
UINT64_C(0), // VST2LNd8Pseudo_UPD
UINT64_C(4102029568), // VST2LNd8_UPD
UINT64_C(4102030639), // VST2LNq16
UINT64_C(0), // VST2LNq16Pseudo
UINT64_C(0), // VST2LNq16Pseudo_UPD
UINT64_C(4102030624), // VST2LNq16_UPD
UINT64_C(4102031695), // VST2LNq32
UINT64_C(0), // VST2LNq32Pseudo
UINT64_C(0), // VST2LNq32Pseudo_UPD
UINT64_C(4102031680), // VST2LNq32_UPD
UINT64_C(4093643087), // VST2b16
UINT64_C(4093643085), // VST2b16wb_fixed
UINT64_C(4093643072), // VST2b16wb_register
UINT64_C(4093643151), // VST2b32
UINT64_C(4093643149), // VST2b32wb_fixed
UINT64_C(4093643136), // VST2b32wb_register
UINT64_C(4093643023), // VST2b8
UINT64_C(4093643021), // VST2b8wb_fixed
UINT64_C(4093643008), // VST2b8wb_register
UINT64_C(4093642831), // VST2d16
UINT64_C(4093642829), // VST2d16wb_fixed
UINT64_C(4093642816), // VST2d16wb_register
UINT64_C(4093642895), // VST2d32
UINT64_C(4093642893), // VST2d32wb_fixed
UINT64_C(4093642880), // VST2d32wb_register
UINT64_C(4093642767), // VST2d8
UINT64_C(4093642765), // VST2d8wb_fixed
UINT64_C(4093642752), // VST2d8wb_register
UINT64_C(4093641551), // VST2q16
UINT64_C(0), // VST2q16Pseudo
UINT64_C(0), // VST2q16PseudoWB_fixed
UINT64_C(0), // VST2q16PseudoWB_register
UINT64_C(4093641549), // VST2q16wb_fixed
UINT64_C(4093641536), // VST2q16wb_register
UINT64_C(4093641615), // VST2q32
UINT64_C(0), // VST2q32Pseudo
UINT64_C(0), // VST2q32PseudoWB_fixed
UINT64_C(0), // VST2q32PseudoWB_register
UINT64_C(4093641613), // VST2q32wb_fixed
UINT64_C(4093641600), // VST2q32wb_register
UINT64_C(4093641487), // VST2q8
UINT64_C(0), // VST2q8Pseudo
UINT64_C(0), // VST2q8PseudoWB_fixed
UINT64_C(0), // VST2q8PseudoWB_register
UINT64_C(4093641485), // VST2q8wb_fixed
UINT64_C(4093641472), // VST2q8wb_register
UINT64_C(4102030863), // VST3LNd16
UINT64_C(0), // VST3LNd16Pseudo
UINT64_C(0), // VST3LNd16Pseudo_UPD
UINT64_C(4102030848), // VST3LNd16_UPD
UINT64_C(4102031887), // VST3LNd32
UINT64_C(0), // VST3LNd32Pseudo
UINT64_C(0), // VST3LNd32Pseudo_UPD
UINT64_C(4102031872), // VST3LNd32_UPD
UINT64_C(4102029839), // VST3LNd8
UINT64_C(0), // VST3LNd8Pseudo
UINT64_C(0), // VST3LNd8Pseudo_UPD
UINT64_C(4102029824), // VST3LNd8_UPD
UINT64_C(4102030895), // VST3LNq16
UINT64_C(0), // VST3LNq16Pseudo
UINT64_C(0), // VST3LNq16Pseudo_UPD
UINT64_C(4102030880), // VST3LNq16_UPD
UINT64_C(4102031951), // VST3LNq32
UINT64_C(0), // VST3LNq32Pseudo
UINT64_C(0), // VST3LNq32Pseudo_UPD
UINT64_C(4102031936), // VST3LNq32_UPD
UINT64_C(4093641807), // VST3d16
UINT64_C(0), // VST3d16Pseudo
UINT64_C(0), // VST3d16Pseudo_UPD
UINT64_C(4093641792), // VST3d16_UPD
UINT64_C(4093641871), // VST3d32
UINT64_C(0), // VST3d32Pseudo
UINT64_C(0), // VST3d32Pseudo_UPD
UINT64_C(4093641856), // VST3d32_UPD
UINT64_C(4093641743), // VST3d8
UINT64_C(0), // VST3d8Pseudo
UINT64_C(0), // VST3d8Pseudo_UPD
UINT64_C(4093641728), // VST3d8_UPD
UINT64_C(4093642063), // VST3q16
UINT64_C(0), // VST3q16Pseudo_UPD
UINT64_C(4093642048), // VST3q16_UPD
UINT64_C(0), // VST3q16oddPseudo
UINT64_C(0), // VST3q16oddPseudo_UPD
UINT64_C(4093642127), // VST3q32
UINT64_C(0), // VST3q32Pseudo_UPD
UINT64_C(4093642112), // VST3q32_UPD
UINT64_C(0), // VST3q32oddPseudo
UINT64_C(0), // VST3q32oddPseudo_UPD
UINT64_C(4093641999), // VST3q8
UINT64_C(0), // VST3q8Pseudo_UPD
UINT64_C(4093641984), // VST3q8_UPD
UINT64_C(0), // VST3q8oddPseudo
UINT64_C(0), // VST3q8oddPseudo_UPD
UINT64_C(4102031119), // VST4LNd16
UINT64_C(0), // VST4LNd16Pseudo
UINT64_C(0), // VST4LNd16Pseudo_UPD
UINT64_C(4102031104), // VST4LNd16_UPD
UINT64_C(4102032143), // VST4LNd32
UINT64_C(0), // VST4LNd32Pseudo
UINT64_C(0), // VST4LNd32Pseudo_UPD
UINT64_C(4102032128), // VST4LNd32_UPD
UINT64_C(4102030095), // VST4LNd8
UINT64_C(0), // VST4LNd8Pseudo
UINT64_C(0), // VST4LNd8Pseudo_UPD
UINT64_C(4102030080), // VST4LNd8_UPD
UINT64_C(4102031151), // VST4LNq16
UINT64_C(0), // VST4LNq16Pseudo
UINT64_C(0), // VST4LNq16Pseudo_UPD
UINT64_C(4102031136), // VST4LNq16_UPD
UINT64_C(4102032207), // VST4LNq32
UINT64_C(0), // VST4LNq32Pseudo
UINT64_C(0), // VST4LNq32Pseudo_UPD
UINT64_C(4102032192), // VST4LNq32_UPD
UINT64_C(4093640783), // VST4d16
UINT64_C(0), // VST4d16Pseudo
UINT64_C(0), // VST4d16Pseudo_UPD
UINT64_C(4093640768), // VST4d16_UPD
UINT64_C(4093640847), // VST4d32
UINT64_C(0), // VST4d32Pseudo
UINT64_C(0), // VST4d32Pseudo_UPD
UINT64_C(4093640832), // VST4d32_UPD
UINT64_C(4093640719), // VST4d8
UINT64_C(0), // VST4d8Pseudo
UINT64_C(0), // VST4d8Pseudo_UPD
UINT64_C(4093640704), // VST4d8_UPD
UINT64_C(4093641039), // VST4q16
UINT64_C(0), // VST4q16Pseudo_UPD
UINT64_C(4093641024), // VST4q16_UPD
UINT64_C(0), // VST4q16oddPseudo
UINT64_C(0), // VST4q16oddPseudo_UPD
UINT64_C(4093641103), // VST4q32
UINT64_C(0), // VST4q32Pseudo_UPD
UINT64_C(4093641088), // VST4q32_UPD
UINT64_C(0), // VST4q32oddPseudo
UINT64_C(0), // VST4q32oddPseudo_UPD
UINT64_C(4093640975), // VST4q8
UINT64_C(0), // VST4q8Pseudo_UPD
UINT64_C(4093640960), // VST4q8_UPD
UINT64_C(0), // VST4q8oddPseudo
UINT64_C(0), // VST4q8oddPseudo_UPD
UINT64_C(220203776), // VSTMDDB_UPD
UINT64_C(209718016), // VSTMDIA
UINT64_C(211815168), // VSTMDIA_UPD
UINT64_C(0), // VSTMQIA
UINT64_C(220203520), // VSTMSDB_UPD
UINT64_C(209717760), // VSTMSIA
UINT64_C(211814912), // VSTMSIA_UPD
UINT64_C(218106624), // VSTRD
UINT64_C(218106112), // VSTRH
UINT64_C(218106368), // VSTRS
UINT64_C(222351232), // VSTR_FPCXTNS_off
UINT64_C(207671168), // VSTR_FPCXTNS_post
UINT64_C(224448384), // VSTR_FPCXTNS_pre
UINT64_C(222359424), // VSTR_FPCXTS_off
UINT64_C(207679360), // VSTR_FPCXTS_post
UINT64_C(224456576), // VSTR_FPCXTS_pre
UINT64_C(218124160), // VSTR_FPSCR_NZCVQC_off
UINT64_C(203444096), // VSTR_FPSCR_NZCVQC_post
UINT64_C(220221312), // VSTR_FPSCR_NZCVQC_pre
UINT64_C(218115968), // VSTR_FPSCR_off
UINT64_C(203435904), // VSTR_FPSCR_post
UINT64_C(220213120), // VSTR_FPSCR_pre
UINT64_C(222343040), // VSTR_P0_off
UINT64_C(207662976), // VSTR_P0_post
UINT64_C(224440192), // VSTR_P0_pre
UINT64_C(222334848), // VSTR_VPR_off
UINT64_C(207654784), // VSTR_VPR_post
UINT64_C(224432000), // VSTR_VPR_pre
UINT64_C(238029632), // VSUBD
UINT64_C(238029120), // VSUBH
UINT64_C(4070573568), // VSUBHNv2i32
UINT64_C(4069524992), // VSUBHNv4i16
UINT64_C(4068476416), // VSUBHNv8i8
UINT64_C(4070572544), // VSUBLsv2i64
UINT64_C(4069523968), // VSUBLsv4i32
UINT64_C(4068475392), // VSUBLsv8i16
UINT64_C(4087349760), // VSUBLuv2i64
UINT64_C(4086301184), // VSUBLuv4i32
UINT64_C(4085252608), // VSUBLuv8i16
UINT64_C(238029376), // VSUBS
UINT64_C(4070572800), // VSUBWsv2i64
UINT64_C(4069524224), // VSUBWsv4i32
UINT64_C(4068475648), // VSUBWsv8i16
UINT64_C(4087350016), // VSUBWuv2i64
UINT64_C(4086301440), // VSUBWuv4i32
UINT64_C(4085252864), // VSUBWuv8i16
UINT64_C(4062186752), // VSUBfd
UINT64_C(4062186816), // VSUBfq
UINT64_C(4063235328), // VSUBhd
UINT64_C(4063235392), // VSUBhq
UINT64_C(4076865600), // VSUBv16i8
UINT64_C(4080011264), // VSUBv1i64
UINT64_C(4078962688), // VSUBv2i32
UINT64_C(4080011328), // VSUBv2i64
UINT64_C(4077914112), // VSUBv4i16
UINT64_C(4078962752), // VSUBv4i32
UINT64_C(4077914176), // VSUBv8i16
UINT64_C(4076865536), // VSUBv8i8
UINT64_C(4088528896), // VSWPd
UINT64_C(4088528960), // VSWPq
UINT64_C(4088399872), // VTBL1
UINT64_C(4088400128), // VTBL2
UINT64_C(4088400384), // VTBL3
UINT64_C(0), // VTBL3Pseudo
UINT64_C(4088400640), // VTBL4
UINT64_C(0), // VTBL4Pseudo
UINT64_C(4088399936), // VTBX1
UINT64_C(4088400192), // VTBX2
UINT64_C(4088400448), // VTBX3
UINT64_C(0), // VTBX3Pseudo
UINT64_C(4088400704), // VTBX4
UINT64_C(0), // VTBX4Pseudo
UINT64_C(247335744), // VTOSHD
UINT64_C(247335232), // VTOSHH
UINT64_C(247335488), // VTOSHS
UINT64_C(247270208), // VTOSIRD
UINT64_C(247269696), // VTOSIRH
UINT64_C(247269952), // VTOSIRS
UINT64_C(247270336), // VTOSIZD
UINT64_C(247269824), // VTOSIZH
UINT64_C(247270080), // VTOSIZS
UINT64_C(247335872), // VTOSLD
UINT64_C(247335360), // VTOSLH
UINT64_C(247335616), // VTOSLS
UINT64_C(247401280), // VTOUHD
UINT64_C(247400768), // VTOUHH
UINT64_C(247401024), // VTOUHS
UINT64_C(247204672), // VTOUIRD
UINT64_C(247204160), // VTOUIRH
UINT64_C(247204416), // VTOUIRS
UINT64_C(247204800), // VTOUIZD
UINT64_C(247204288), // VTOUIZH
UINT64_C(247204544), // VTOUIZS
UINT64_C(247401408), // VTOULD
UINT64_C(247400896), // VTOULH
UINT64_C(247401152), // VTOULS
UINT64_C(4088791168), // VTRNd16
UINT64_C(4089053312), // VTRNd32
UINT64_C(4088529024), // VTRNd8
UINT64_C(4088791232), // VTRNq16
UINT64_C(4089053376), // VTRNq32
UINT64_C(4088529088), // VTRNq8
UINT64_C(4060088400), // VTSTv16i8
UINT64_C(4062185488), // VTSTv2i32
UINT64_C(4061136912), // VTSTv4i16
UINT64_C(4062185552), // VTSTv4i32
UINT64_C(4061136976), // VTSTv8i16
UINT64_C(4060088336), // VTSTv8i8
UINT64_C(4229958928), // VUDOTD
UINT64_C(4263513360), // VUDOTDI
UINT64_C(4229958992), // VUDOTQ
UINT64_C(4263513424), // VUDOTQI
UINT64_C(247139136), // VUHTOD
UINT64_C(247138624), // VUHTOH
UINT64_C(247138880), // VUHTOS
UINT64_C(246942528), // VUITOD
UINT64_C(246942016), // VUITOH
UINT64_C(246942272), // VUITOS
UINT64_C(247139264), // VULTOD
UINT64_C(247138752), // VULTOH
UINT64_C(247139008), // VULTOS
UINT64_C(4088791296), // VUZPd16
UINT64_C(4088529152), // VUZPd8
UINT64_C(4088791360), // VUZPq16
UINT64_C(4089053504), // VUZPq32
UINT64_C(4088529216), // VUZPq8
UINT64_C(4088791424), // VZIPd16
UINT64_C(4088529280), // VZIPd8
UINT64_C(4088791488), // VZIPq16
UINT64_C(4089053632), // VZIPq32
UINT64_C(4088529344), // VZIPq8
UINT64_C(139460608), // sysLDMDA
UINT64_C(141557760), // sysLDMDA_UPD
UINT64_C(156237824), // sysLDMDB
UINT64_C(158334976), // sysLDMDB_UPD
UINT64_C(147849216), // sysLDMIA
UINT64_C(149946368), // sysLDMIA_UPD
UINT64_C(164626432), // sysLDMIB
UINT64_C(166723584), // sysLDMIB_UPD
UINT64_C(138412032), // sysSTMDA
UINT64_C(140509184), // sysSTMDA_UPD
UINT64_C(155189248), // sysSTMDB
UINT64_C(157286400), // sysSTMDB_UPD
UINT64_C(146800640), // sysSTMIA
UINT64_C(148897792), // sysSTMIA_UPD
UINT64_C(163577856), // sysSTMIB
UINT64_C(165675008), // sysSTMIB_UPD
UINT64_C(4047503360), // t2ADCri
UINT64_C(3946840064), // t2ADCrr
UINT64_C(3946840064), // t2ADCrs
UINT64_C(4043309056), // t2ADDri
UINT64_C(4060086272), // t2ADDri12
UINT64_C(3942645760), // t2ADDrr
UINT64_C(3942645760), // t2ADDrs
UINT64_C(4061069312), // t2ADR
UINT64_C(4026531840), // t2ANDri
UINT64_C(3925868544), // t2ANDrr
UINT64_C(3925868544), // t2ANDrs
UINT64_C(3931045920), // t2ASRri
UINT64_C(4198559744), // t2ASRrr
UINT64_C(4026568704), // t2B
UINT64_C(4084137984), // t2BFC
UINT64_C(4083154944), // t2BFI
UINT64_C(4026580993), // t2BFLi
UINT64_C(4033929217), // t2BFLr
UINT64_C(4030783489), // t2BFi
UINT64_C(4026589185), // t2BFic
UINT64_C(4032880641), // t2BFr
UINT64_C(4028628992), // t2BICri
UINT64_C(3927965696), // t2BICrr
UINT64_C(3927965696), // t2BICrs
UINT64_C(4089483008), // t2BXJ
UINT64_C(4026564608), // t2Bcc
UINT64_C(3992977408), // t2CDP
UINT64_C(4261412864), // t2CDP2
UINT64_C(4089417519), // t2CLREX
UINT64_C(3902734336), // t2CLRM
UINT64_C(4205899904), // t2CLZ
UINT64_C(4044361472), // t2CMNri
UINT64_C(3943698176), // t2CMNzrr
UINT64_C(3943698176), // t2CMNzrs
UINT64_C(4054847232), // t2CMPri
UINT64_C(3954183936), // t2CMPrr
UINT64_C(3954183936), // t2CMPrs
UINT64_C(4088365312), // t2CPS1p
UINT64_C(4088365056), // t2CPS2p
UINT64_C(4088365312), // t2CPS3p
UINT64_C(4206948480), // t2CRC32B
UINT64_C(4207997056), // t2CRC32CB
UINT64_C(4207997072), // t2CRC32CH
UINT64_C(4207997088), // t2CRC32CW
UINT64_C(4206948496), // t2CRC32H
UINT64_C(4206948512), // t2CRC32W
UINT64_C(3931144192), // t2CSEL
UINT64_C(3931148288), // t2CSINC
UINT64_C(3931152384), // t2CSINV
UINT64_C(3931156480), // t2CSNEG
UINT64_C(4088365296), // t2DBG
UINT64_C(4153376769), // t2DCPS1
UINT64_C(4153376770), // t2DCPS2
UINT64_C(4153376771), // t2DCPS3
UINT64_C(4030783489), // t2DLS
UINT64_C(4089417552), // t2DMB
UINT64_C(4089417536), // t2DSB
UINT64_C(4034920448), // t2EORri
UINT64_C(3934257152), // t2EORrr
UINT64_C(3934257152), // t2EORrs
UINT64_C(4088365056), // t2HINT
UINT64_C(4158685184), // t2HVC
UINT64_C(4089417568), // t2ISB
UINT64_C(48896), // t2IT
UINT64_C(0), // t2Int_eh_sjlj_setjmp
UINT64_C(0), // t2Int_eh_sjlj_setjmp_nofp
UINT64_C(3905949615), // t2LDA
UINT64_C(3905949583), // t2LDAB
UINT64_C(3905949679), // t2LDAEX
UINT64_C(3905949647), // t2LDAEXB
UINT64_C(3905945855), // t2LDAEXD
UINT64_C(3905949663), // t2LDAEXH
UINT64_C(3905949599), // t2LDAH
UINT64_C(4249878528), // t2LDC2L_OFFSET
UINT64_C(4241489920), // t2LDC2L_OPTION
UINT64_C(4235198464), // t2LDC2L_POST
UINT64_C(4251975680), // t2LDC2L_PRE
UINT64_C(4245684224), // t2LDC2_OFFSET
UINT64_C(4237295616), // t2LDC2_OPTION
UINT64_C(4231004160), // t2LDC2_POST
UINT64_C(4247781376), // t2LDC2_PRE
UINT64_C(3981443072), // t2LDCL_OFFSET
UINT64_C(3973054464), // t2LDCL_OPTION
UINT64_C(3966763008), // t2LDCL_POST
UINT64_C(3983540224), // t2LDCL_PRE
UINT64_C(3977248768), // t2LDC_OFFSET
UINT64_C(3968860160), // t2LDC_OPTION
UINT64_C(3962568704), // t2LDC_POST
UINT64_C(3979345920), // t2LDC_PRE
UINT64_C(3910139904), // t2LDMDB
UINT64_C(3912237056), // t2LDMDB_UPD
UINT64_C(3901751296), // t2LDMIA
UINT64_C(3903848448), // t2LDMIA_UPD
UINT64_C(4161801728), // t2LDRBT
UINT64_C(4161800448), // t2LDRB_POST
UINT64_C(4161801472), // t2LDRB_PRE
UINT64_C(4170186752), // t2LDRBi12
UINT64_C(4161801216), // t2LDRBi8
UINT64_C(4162781184), // t2LDRBpci
UINT64_C(4161798144), // t2LDRBs
UINT64_C(3899654144), // t2LDRD_POST
UINT64_C(3916431360), // t2LDRD_PRE
UINT64_C(3914334208), // t2LDRDi8
UINT64_C(3897560832), // t2LDREX
UINT64_C(3905949519), // t2LDREXB
UINT64_C(3905945727), // t2LDREXD
UINT64_C(3905949535), // t2LDREXH
UINT64_C(4163898880), // t2LDRHT
UINT64_C(4163897600), // t2LDRH_POST
UINT64_C(4163898624), // t2LDRH_PRE
UINT64_C(4172283904), // t2LDRHi12
UINT64_C(4163898368), // t2LDRHi8
UINT64_C(4164878336), // t2LDRHpci
UINT64_C(4163895296), // t2LDRHs
UINT64_C(4178578944), // t2LDRSBT
UINT64_C(4178577664), // t2LDRSB_POST
UINT64_C(4178578688), // t2LDRSB_PRE
UINT64_C(4186963968), // t2LDRSBi12
UINT64_C(4178578432), // t2LDRSBi8
UINT64_C(4179558400), // t2LDRSBpci
UINT64_C(4178575360), // t2LDRSBs
UINT64_C(4180676096), // t2LDRSHT
UINT64_C(4180674816), // t2LDRSH_POST
UINT64_C(4180675840), // t2LDRSH_PRE
UINT64_C(4189061120), // t2LDRSHi12
UINT64_C(4180675584), // t2LDRSHi8
UINT64_C(4181655552), // t2LDRSHpci
UINT64_C(4180672512), // t2LDRSHs
UINT64_C(4165996032), // t2LDRT
UINT64_C(4165994752), // t2LDR_POST
UINT64_C(4165995776), // t2LDR_PRE
UINT64_C(4174381056), // t2LDRi12
UINT64_C(4165995520), // t2LDRi8
UINT64_C(4166975488), // t2LDRpci
UINT64_C(4165992448), // t2LDRs
UINT64_C(4029661185), // t2LE
UINT64_C(4027564033), // t2LEUpdate
UINT64_C(3931045888), // t2LSLri
UINT64_C(4194365440), // t2LSLrr
UINT64_C(3931045904), // t2LSRri
UINT64_C(4196462592), // t2LSRrr
UINT64_C(3992977424), // t2MCR
UINT64_C(4261412880), // t2MCR2
UINT64_C(3963617280), // t2MCRR
UINT64_C(4232052736), // t2MCRR2
UINT64_C(4211081216), // t2MLA
UINT64_C(4211081232), // t2MLS
UINT64_C(4072669184), // t2MOVTi16
UINT64_C(4031709184), // t2MOVi
UINT64_C(4064280576), // t2MOVi16
UINT64_C(3931045888), // t2MOVr
UINT64_C(3932094560), // t2MOVsra_flag
UINT64_C(3932094544), // t2MOVsrl_flag
UINT64_C(3994026000), // t2MRC
UINT64_C(4262461456), // t2MRC2
UINT64_C(3964665856), // t2MRRC
UINT64_C(4233101312), // t2MRRC2
UINT64_C(4092559360), // t2MRS_AR
UINT64_C(4092559360), // t2MRS_M
UINT64_C(4091576352), // t2MRSbanked
UINT64_C(4093607936), // t2MRSsys_AR
UINT64_C(4085284864), // t2MSR_AR
UINT64_C(4085284864), // t2MSR_M
UINT64_C(4085284896), // t2MSRbanked
UINT64_C(4211142656), // t2MUL
UINT64_C(4033806336), // t2MVNi
UINT64_C(3933143040), // t2MVNr
UINT64_C(3933143040), // t2MVNs
UINT64_C(4032823296), // t2ORNri
UINT64_C(3932160000), // t2ORNrr
UINT64_C(3932160000), // t2ORNrs
UINT64_C(4030726144), // t2ORRri
UINT64_C(3930062848), // t2ORRrr
UINT64_C(3930062848), // t2ORRrs
UINT64_C(3938451456), // t2PKHBT
UINT64_C(3938451488), // t2PKHTB
UINT64_C(4172345344), // t2PLDWi12
UINT64_C(4163959808), // t2PLDWi8
UINT64_C(4163956736), // t2PLDWs
UINT64_C(4170248192), // t2PLDi12
UINT64_C(4161862656), // t2PLDi8
UINT64_C(4162842624), // t2PLDpci
UINT64_C(4161859584), // t2PLDs
UINT64_C(4187025408), // t2PLIi12
UINT64_C(4178639872), // t2PLIi8
UINT64_C(4179619840), // t2PLIpci
UINT64_C(4178636800), // t2PLIs
UINT64_C(4202754176), // t2QADD
UINT64_C(4203802640), // t2QADD16
UINT64_C(4202754064), // t2QADD8
UINT64_C(4204851216), // t2QASX
UINT64_C(4202754192), // t2QDADD
UINT64_C(4202754224), // t2QDSUB
UINT64_C(4209045520), // t2QSAX
UINT64_C(4202754208), // t2QSUB
UINT64_C(4207996944), // t2QSUB16
UINT64_C(4206948368), // t2QSUB8
UINT64_C(4203802784), // t2RBIT
UINT64_C(4203802752), // t2REV
UINT64_C(4203802768), // t2REV16
UINT64_C(4203802800), // t2REVSH
UINT64_C(3893411840), // t2RFEDB
UINT64_C(3895508992), // t2RFEDBW
UINT64_C(3918577664), // t2RFEIA
UINT64_C(3920674816), // t2RFEIAW
UINT64_C(3931045936), // t2RORri
UINT64_C(4200656896), // t2RORrr
UINT64_C(3931045936), // t2RRX
UINT64_C(4055891968), // t2RSBri
UINT64_C(3955228672), // t2RSBrr
UINT64_C(3955228672), // t2RSBrs
UINT64_C(4203802624), // t2SADD16
UINT64_C(4202754048), // t2SADD8
UINT64_C(4204851200), // t2SASX
UINT64_C(4089417584), // t2SB
UINT64_C(4049600512), // t2SBCri
UINT64_C(3948937216), // t2SBCrr
UINT64_C(3948937216), // t2SBCrs
UINT64_C(4081057792), // t2SBFX
UINT64_C(4220580080), // t2SDIV
UINT64_C(4204851328), // t2SEL
UINT64_C(46608), // t2SETPAN
UINT64_C(3917474175), // t2SG
UINT64_C(4203802656), // t2SHADD16
UINT64_C(4202754080), // t2SHADD8
UINT64_C(4204851232), // t2SHASX
UINT64_C(4209045536), // t2SHSAX
UINT64_C(4207996960), // t2SHSUB16
UINT64_C(4206948384), // t2SHSUB8
UINT64_C(4159733760), // t2SMC
UINT64_C(4212129792), // t2SMLABB
UINT64_C(4212129808), // t2SMLABT
UINT64_C(4213178368), // t2SMLAD
UINT64_C(4213178384), // t2SMLADX
UINT64_C(4223664128), // t2SMLAL
UINT64_C(4223664256), // t2SMLALBB
UINT64_C(4223664272), // t2SMLALBT
UINT64_C(4223664320), // t2SMLALD
UINT64_C(4223664336), // t2SMLALDX
UINT64_C(4223664288), // t2SMLALTB
UINT64_C(4223664304), // t2SMLALTT
UINT64_C(4212129824), // t2SMLATB
UINT64_C(4212129840), // t2SMLATT
UINT64_C(4214226944), // t2SMLAWB
UINT64_C(4214226960), // t2SMLAWT
UINT64_C(4215275520), // t2SMLSD
UINT64_C(4215275536), // t2SMLSDX
UINT64_C(4224712896), // t2SMLSLD
UINT64_C(4224712912), // t2SMLSLDX
UINT64_C(4216324096), // t2SMMLA
UINT64_C(4216324112), // t2SMMLAR
UINT64_C(4217372672), // t2SMMLS
UINT64_C(4217372688), // t2SMMLSR
UINT64_C(4216385536), // t2SMMUL
UINT64_C(4216385552), // t2SMMULR
UINT64_C(4213239808), // t2SMUAD
UINT64_C(4213239824), // t2SMUADX
UINT64_C(4212191232), // t2SMULBB
UINT64_C(4212191248), // t2SMULBT
UINT64_C(4219469824), // t2SMULL
UINT64_C(4212191264), // t2SMULTB
UINT64_C(4212191280), // t2SMULTT
UINT64_C(4214288384), // t2SMULWB
UINT64_C(4214288400), // t2SMULWT
UINT64_C(4215336960), // t2SMUSD
UINT64_C(4215336976), // t2SMUSDX
UINT64_C(3893215232), // t2SRSDB
UINT64_C(3895312384), // t2SRSDB_UPD
UINT64_C(3918381056), // t2SRSIA
UINT64_C(3920478208), // t2SRSIA_UPD
UINT64_C(4076863488), // t2SSAT
UINT64_C(4078960640), // t2SSAT16
UINT64_C(4209045504), // t2SSAX
UINT64_C(4207996928), // t2SSUB16
UINT64_C(4206948352), // t2SSUB8
UINT64_C(4248829952), // t2STC2L_OFFSET
UINT64_C(4240441344), // t2STC2L_OPTION
UINT64_C(4234149888), // t2STC2L_POST
UINT64_C(4250927104), // t2STC2L_PRE
UINT64_C(4244635648), // t2STC2_OFFSET
UINT64_C(4236247040), // t2STC2_OPTION
UINT64_C(4229955584), // t2STC2_POST
UINT64_C(4246732800), // t2STC2_PRE
UINT64_C(3980394496), // t2STCL_OFFSET
UINT64_C(3972005888), // t2STCL_OPTION
UINT64_C(3965714432), // t2STCL_POST
UINT64_C(3982491648), // t2STCL_PRE
UINT64_C(3976200192), // t2STC_OFFSET
UINT64_C(3967811584), // t2STC_OPTION
UINT64_C(3961520128), // t2STC_POST
UINT64_C(3978297344), // t2STC_PRE
UINT64_C(3904901039), // t2STL
UINT64_C(3904901007), // t2STLB
UINT64_C(3904901088), // t2STLEX
UINT64_C(3904901056), // t2STLEXB
UINT64_C(3904897264), // t2STLEXD
UINT64_C(3904901072), // t2STLEXH
UINT64_C(3904901023), // t2STLH
UINT64_C(3909091328), // t2STMDB
UINT64_C(3911188480), // t2STMDB_UPD
UINT64_C(3900702720), // t2STMIA
UINT64_C(3902799872), // t2STMIA_UPD
UINT64_C(4160753152), // t2STRBT
UINT64_C(4160751872), // t2STRB_POST
UINT64_C(4160752896), // t2STRB_PRE
UINT64_C(4169138176), // t2STRBi12
UINT64_C(4160752640), // t2STRBi8
UINT64_C(4160749568), // t2STRBs
UINT64_C(3898605568), // t2STRD_POST
UINT64_C(3915382784), // t2STRD_PRE
UINT64_C(3913285632), // t2STRDi8
UINT64_C(3896508416), // t2STREX
UINT64_C(3904900928), // t2STREXB
UINT64_C(3904897136), // t2STREXD
UINT64_C(3904900944), // t2STREXH
UINT64_C(4162850304), // t2STRHT
UINT64_C(4162849024), // t2STRH_POST
UINT64_C(4162850048), // t2STRH_PRE
UINT64_C(4171235328), // t2STRHi12
UINT64_C(4162849792), // t2STRHi8
UINT64_C(4162846720), // t2STRHs
UINT64_C(4164947456), // t2STRT
UINT64_C(4164946176), // t2STR_POST
UINT64_C(4164947200), // t2STR_PRE
UINT64_C(4173332480), // t2STRi12
UINT64_C(4164946944), // t2STRi8
UINT64_C(4164943872), // t2STRs
UINT64_C(4091449088), // t2SUBS_PC_LR
UINT64_C(4053794816), // t2SUBri
UINT64_C(4070572032), // t2SUBri12
UINT64_C(3953131520), // t2SUBrr
UINT64_C(3953131520), // t2SUBrs
UINT64_C(4198559872), // t2SXTAB
UINT64_C(4196462720), // t2SXTAB16
UINT64_C(4194365568), // t2SXTAH
UINT64_C(4199542912), // t2SXTB
UINT64_C(4197445760), // t2SXTB16
UINT64_C(4195348608), // t2SXTH
UINT64_C(3906007040), // t2TBB
UINT64_C(3906007056), // t2TBH
UINT64_C(4035972864), // t2TEQri
UINT64_C(3935309568), // t2TEQrr
UINT64_C(3935309568), // t2TEQrs
UINT64_C(4088365074), // t2TSB
UINT64_C(4027584256), // t2TSTri
UINT64_C(3926920960), // t2TSTrr
UINT64_C(3926920960), // t2TSTrs
UINT64_C(3896569856), // t2TT
UINT64_C(3896569984), // t2TTA
UINT64_C(3896570048), // t2TTAT
UINT64_C(3896569920), // t2TTT
UINT64_C(4203802688), // t2UADD16
UINT64_C(4202754112), // t2UADD8
UINT64_C(4204851264), // t2UASX
UINT64_C(4089446400), // t2UBFX
UINT64_C(4159741952), // t2UDF
UINT64_C(4222677232), // t2UDIV
UINT64_C(4203802720), // t2UHADD16
UINT64_C(4202754144), // t2UHADD8
UINT64_C(4204851296), // t2UHASX
UINT64_C(4209045600), // t2UHSAX
UINT64_C(4207997024), // t2UHSUB16
UINT64_C(4206948448), // t2UHSUB8
UINT64_C(4225761376), // t2UMAAL
UINT64_C(4225761280), // t2UMLAL
UINT64_C(4221566976), // t2UMULL
UINT64_C(4203802704), // t2UQADD16
UINT64_C(4202754128), // t2UQADD8
UINT64_C(4204851280), // t2UQASX
UINT64_C(4209045584), // t2UQSAX
UINT64_C(4207997008), // t2UQSUB16
UINT64_C(4206948432), // t2UQSUB8
UINT64_C(4218482688), // t2USAD8
UINT64_C(4218421248), // t2USADA8
UINT64_C(4085252096), // t2USAT
UINT64_C(4087349248), // t2USAT16
UINT64_C(4209045568), // t2USAX
UINT64_C(4207996992), // t2USUB16
UINT64_C(4206948416), // t2USUB8
UINT64_C(4199608448), // t2UXTAB
UINT64_C(4197511296), // t2UXTAB16
UINT64_C(4195414144), // t2UXTAH
UINT64_C(4200591488), // t2UXTB
UINT64_C(4198494336), // t2UXTB16
UINT64_C(4196397184), // t2UXTH
UINT64_C(4030775297), // t2WLS
UINT64_C(16704), // tADC
UINT64_C(17408), // tADDhirr
UINT64_C(7168), // tADDi3
UINT64_C(12288), // tADDi8
UINT64_C(17512), // tADDrSP
UINT64_C(43008), // tADDrSPi
UINT64_C(6144), // tADDrr
UINT64_C(45056), // tADDspi
UINT64_C(17541), // tADDspr
UINT64_C(40960), // tADR
UINT64_C(16384), // tAND
UINT64_C(4096), // tASRri
UINT64_C(16640), // tASRrr
UINT64_C(57344), // tB
UINT64_C(17280), // tBIC
UINT64_C(48640), // tBKPT
UINT64_C(4026585088), // tBL
UINT64_C(18308), // tBLXNSr
UINT64_C(4026580992), // tBLXi
UINT64_C(18304), // tBLXr
UINT64_C(18176), // tBX
UINT64_C(18180), // tBXNS
UINT64_C(53248), // tBcc
UINT64_C(47360), // tCBNZ
UINT64_C(45312), // tCBZ
UINT64_C(17088), // tCMNz
UINT64_C(17664), // tCMPhir
UINT64_C(10240), // tCMPi8
UINT64_C(17024), // tCMPr
UINT64_C(46688), // tCPS
UINT64_C(16448), // tEOR
UINT64_C(48896), // tHINT
UINT64_C(47744), // tHLT
UINT64_C(0), // tInt_WIN_eh_sjlj_longjmp
UINT64_C(0), // tInt_eh_sjlj_longjmp
UINT64_C(0), // tInt_eh_sjlj_setjmp
UINT64_C(51200), // tLDMIA
UINT64_C(30720), // tLDRBi
UINT64_C(23552), // tLDRBr
UINT64_C(34816), // tLDRHi
UINT64_C(23040), // tLDRHr
UINT64_C(22016), // tLDRSB
UINT64_C(24064), // tLDRSH
UINT64_C(26624), // tLDRi
UINT64_C(18432), // tLDRpci
UINT64_C(22528), // tLDRr
UINT64_C(38912), // tLDRspi
UINT64_C(0), // tLSLri
UINT64_C(16512), // tLSLrr
UINT64_C(2048), // tLSRri
UINT64_C(16576), // tLSRrr
UINT64_C(0), // tMOVSr
UINT64_C(8192), // tMOVi8
UINT64_C(17920), // tMOVr
UINT64_C(17216), // tMUL
UINT64_C(17344), // tMVN
UINT64_C(17152), // tORR
UINT64_C(17528), // tPICADD
UINT64_C(48128), // tPOP
UINT64_C(46080), // tPUSH
UINT64_C(47616), // tREV
UINT64_C(47680), // tREV16
UINT64_C(47808), // tREVSH
UINT64_C(16832), // tROR
UINT64_C(16960), // tRSB
UINT64_C(16768), // tSBC
UINT64_C(46672), // tSETEND
UINT64_C(49152), // tSTMIA_UPD
UINT64_C(28672), // tSTRBi
UINT64_C(21504), // tSTRBr
UINT64_C(32768), // tSTRHi
UINT64_C(20992), // tSTRHr
UINT64_C(24576), // tSTRi
UINT64_C(20480), // tSTRr
UINT64_C(36864), // tSTRspi
UINT64_C(7680), // tSUBi3
UINT64_C(14336), // tSUBi8
UINT64_C(6656), // tSUBrr
UINT64_C(45184), // tSUBspi
UINT64_C(57088), // tSVC
UINT64_C(45632), // tSXTB
UINT64_C(45568), // tSXTH
UINT64_C(57086), // tTRAP
UINT64_C(16896), // tTST
UINT64_C(56832), // tUDF
UINT64_C(45760), // tUXTB
UINT64_C(45696), // tUXTH
UINT64_C(57081), // t__brkdiv0
UINT64_C(0)
};
const unsigned opcode = MI.getOpcode();
uint64_t Value = InstBits[opcode];
uint64_t op = 0;
(void)op; // suppress warning
switch (opcode) {
case ARM::CLREX:
case ARM::MVE_LCTP:
case ARM::MVE_VPNOT:
case ARM::SB:
case ARM::TRAP:
case ARM::TRAPNaCl:
case ARM::TSB:
case ARM::VLD1LNq16Pseudo:
case ARM::VLD1LNq16Pseudo_UPD:
case ARM::VLD1LNq32Pseudo:
case ARM::VLD1LNq32Pseudo_UPD:
case ARM::VLD1LNq8Pseudo:
case ARM::VLD1LNq8Pseudo_UPD:
case ARM::VLD1d16QPseudo:
case ARM::VLD1d16TPseudo:
case ARM::VLD1d32QPseudo:
case ARM::VLD1d32TPseudo:
case ARM::VLD1d64QPseudo:
case ARM::VLD1d64QPseudoWB_fixed:
case ARM::VLD1d64QPseudoWB_register:
case ARM::VLD1d64TPseudo:
case ARM::VLD1d64TPseudoWB_fixed:
case ARM::VLD1d64TPseudoWB_register:
case ARM::VLD1d8QPseudo:
case ARM::VLD1d8TPseudo:
case ARM::VLD1q16HighQPseudo:
case ARM::VLD1q16HighTPseudo:
case ARM::VLD1q16LowQPseudo_UPD:
case ARM::VLD1q16LowTPseudo_UPD:
case ARM::VLD1q32HighQPseudo:
case ARM::VLD1q32HighTPseudo:
case ARM::VLD1q32LowQPseudo_UPD:
case ARM::VLD1q32LowTPseudo_UPD:
case ARM::VLD1q64HighQPseudo:
case ARM::VLD1q64HighTPseudo:
case ARM::VLD1q64LowQPseudo_UPD:
case ARM::VLD1q64LowTPseudo_UPD:
case ARM::VLD1q8HighQPseudo:
case ARM::VLD1q8HighTPseudo:
case ARM::VLD1q8LowQPseudo_UPD:
case ARM::VLD1q8LowTPseudo_UPD:
case ARM::VLD2DUPq16EvenPseudo:
case ARM::VLD2DUPq16OddPseudo:
case ARM::VLD2DUPq32EvenPseudo:
case ARM::VLD2DUPq32OddPseudo:
case ARM::VLD2DUPq8EvenPseudo:
case ARM::VLD2DUPq8OddPseudo:
case ARM::VLD2LNd16Pseudo:
case ARM::VLD2LNd16Pseudo_UPD:
case ARM::VLD2LNd32Pseudo:
case ARM::VLD2LNd32Pseudo_UPD:
case ARM::VLD2LNd8Pseudo:
case ARM::VLD2LNd8Pseudo_UPD:
case ARM::VLD2LNq16Pseudo:
case ARM::VLD2LNq16Pseudo_UPD:
case ARM::VLD2LNq32Pseudo:
case ARM::VLD2LNq32Pseudo_UPD:
case ARM::VLD2q16Pseudo:
case ARM::VLD2q16PseudoWB_fixed:
case ARM::VLD2q16PseudoWB_register:
case ARM::VLD2q32Pseudo:
case ARM::VLD2q32PseudoWB_fixed:
case ARM::VLD2q32PseudoWB_register:
case ARM::VLD2q8Pseudo:
case ARM::VLD2q8PseudoWB_fixed:
case ARM::VLD2q8PseudoWB_register:
case ARM::VLD3DUPd16Pseudo:
case ARM::VLD3DUPd16Pseudo_UPD:
case ARM::VLD3DUPd32Pseudo:
case ARM::VLD3DUPd32Pseudo_UPD:
case ARM::VLD3DUPd8Pseudo:
case ARM::VLD3DUPd8Pseudo_UPD:
case ARM::VLD3DUPq16EvenPseudo:
case ARM::VLD3DUPq16OddPseudo:
case ARM::VLD3DUPq32EvenPseudo:
case ARM::VLD3DUPq32OddPseudo:
case ARM::VLD3DUPq8EvenPseudo:
case ARM::VLD3DUPq8OddPseudo:
case ARM::VLD3LNd16Pseudo:
case ARM::VLD3LNd16Pseudo_UPD:
case ARM::VLD3LNd32Pseudo:
case ARM::VLD3LNd32Pseudo_UPD:
case ARM::VLD3LNd8Pseudo:
case ARM::VLD3LNd8Pseudo_UPD:
case ARM::VLD3LNq16Pseudo:
case ARM::VLD3LNq16Pseudo_UPD:
case ARM::VLD3LNq32Pseudo:
case ARM::VLD3LNq32Pseudo_UPD:
case ARM::VLD3d16Pseudo:
case ARM::VLD3d16Pseudo_UPD:
case ARM::VLD3d32Pseudo:
case ARM::VLD3d32Pseudo_UPD:
case ARM::VLD3d8Pseudo:
case ARM::VLD3d8Pseudo_UPD:
case ARM::VLD3q16Pseudo_UPD:
case ARM::VLD3q16oddPseudo:
case ARM::VLD3q16oddPseudo_UPD:
case ARM::VLD3q32Pseudo_UPD:
case ARM::VLD3q32oddPseudo:
case ARM::VLD3q32oddPseudo_UPD:
case ARM::VLD3q8Pseudo_UPD:
case ARM::VLD3q8oddPseudo:
case ARM::VLD3q8oddPseudo_UPD:
case ARM::VLD4DUPd16Pseudo:
case ARM::VLD4DUPd16Pseudo_UPD:
case ARM::VLD4DUPd32Pseudo:
case ARM::VLD4DUPd32Pseudo_UPD:
case ARM::VLD4DUPd8Pseudo:
case ARM::VLD4DUPd8Pseudo_UPD:
case ARM::VLD4DUPq16EvenPseudo:
case ARM::VLD4DUPq16OddPseudo:
case ARM::VLD4DUPq32EvenPseudo:
case ARM::VLD4DUPq32OddPseudo:
case ARM::VLD4DUPq8EvenPseudo:
case ARM::VLD4DUPq8OddPseudo:
case ARM::VLD4LNd16Pseudo:
case ARM::VLD4LNd16Pseudo_UPD:
case ARM::VLD4LNd32Pseudo:
case ARM::VLD4LNd32Pseudo_UPD:
case ARM::VLD4LNd8Pseudo:
case ARM::VLD4LNd8Pseudo_UPD:
case ARM::VLD4LNq16Pseudo:
case ARM::VLD4LNq16Pseudo_UPD:
case ARM::VLD4LNq32Pseudo:
case ARM::VLD4LNq32Pseudo_UPD:
case ARM::VLD4d16Pseudo:
case ARM::VLD4d16Pseudo_UPD:
case ARM::VLD4d32Pseudo:
case ARM::VLD4d32Pseudo_UPD:
case ARM::VLD4d8Pseudo:
case ARM::VLD4d8Pseudo_UPD:
case ARM::VLD4q16Pseudo_UPD:
case ARM::VLD4q16oddPseudo:
case ARM::VLD4q16oddPseudo_UPD:
case ARM::VLD4q32Pseudo_UPD:
case ARM::VLD4q32oddPseudo:
case ARM::VLD4q32oddPseudo_UPD:
case ARM::VLD4q8Pseudo_UPD:
case ARM::VLD4q8oddPseudo:
case ARM::VLD4q8oddPseudo_UPD:
case ARM::VLDMQIA:
case ARM::VST1LNq16Pseudo:
case ARM::VST1LNq16Pseudo_UPD:
case ARM::VST1LNq32Pseudo:
case ARM::VST1LNq32Pseudo_UPD:
case ARM::VST1LNq8Pseudo:
case ARM::VST1LNq8Pseudo_UPD:
case ARM::VST1d16QPseudo:
case ARM::VST1d16TPseudo:
case ARM::VST1d32QPseudo:
case ARM::VST1d32TPseudo:
case ARM::VST1d64QPseudo:
case ARM::VST1d64QPseudoWB_fixed:
case ARM::VST1d64QPseudoWB_register:
case ARM::VST1d64TPseudo:
case ARM::VST1d64TPseudoWB_fixed:
case ARM::VST1d64TPseudoWB_register:
case ARM::VST1d8QPseudo:
case ARM::VST1d8TPseudo:
case ARM::VST1q16HighQPseudo:
case ARM::VST1q16HighTPseudo:
case ARM::VST1q16LowQPseudo_UPD:
case ARM::VST1q16LowTPseudo_UPD:
case ARM::VST1q32HighQPseudo:
case ARM::VST1q32HighTPseudo:
case ARM::VST1q32LowQPseudo_UPD:
case ARM::VST1q32LowTPseudo_UPD:
case ARM::VST1q64HighQPseudo:
case ARM::VST1q64HighTPseudo:
case ARM::VST1q64LowQPseudo_UPD:
case ARM::VST1q64LowTPseudo_UPD:
case ARM::VST1q8HighQPseudo:
case ARM::VST1q8HighTPseudo:
case ARM::VST1q8LowQPseudo_UPD:
case ARM::VST1q8LowTPseudo_UPD:
case ARM::VST2LNd16Pseudo:
case ARM::VST2LNd16Pseudo_UPD:
case ARM::VST2LNd32Pseudo:
case ARM::VST2LNd32Pseudo_UPD:
case ARM::VST2LNd8Pseudo:
case ARM::VST2LNd8Pseudo_UPD:
case ARM::VST2LNq16Pseudo:
case ARM::VST2LNq16Pseudo_UPD:
case ARM::VST2LNq32Pseudo:
case ARM::VST2LNq32Pseudo_UPD:
case ARM::VST2q16Pseudo:
case ARM::VST2q16PseudoWB_fixed:
case ARM::VST2q16PseudoWB_register:
case ARM::VST2q32Pseudo:
case ARM::VST2q32PseudoWB_fixed:
case ARM::VST2q32PseudoWB_register:
case ARM::VST2q8Pseudo:
case ARM::VST2q8PseudoWB_fixed:
case ARM::VST2q8PseudoWB_register:
case ARM::VST3LNd16Pseudo:
case ARM::VST3LNd16Pseudo_UPD:
case ARM::VST3LNd32Pseudo:
case ARM::VST3LNd32Pseudo_UPD:
case ARM::VST3LNd8Pseudo:
case ARM::VST3LNd8Pseudo_UPD:
case ARM::VST3LNq16Pseudo:
case ARM::VST3LNq16Pseudo_UPD:
case ARM::VST3LNq32Pseudo:
case ARM::VST3LNq32Pseudo_UPD:
case ARM::VST3d16Pseudo:
case ARM::VST3d16Pseudo_UPD:
case ARM::VST3d32Pseudo:
case ARM::VST3d32Pseudo_UPD:
case ARM::VST3d8Pseudo:
case ARM::VST3d8Pseudo_UPD:
case ARM::VST3q16Pseudo_UPD:
case ARM::VST3q16oddPseudo:
case ARM::VST3q16oddPseudo_UPD:
case ARM::VST3q32Pseudo_UPD:
case ARM::VST3q32oddPseudo:
case ARM::VST3q32oddPseudo_UPD:
case ARM::VST3q8Pseudo_UPD:
case ARM::VST3q8oddPseudo:
case ARM::VST3q8oddPseudo_UPD:
case ARM::VST4LNd16Pseudo:
case ARM::VST4LNd16Pseudo_UPD:
case ARM::VST4LNd32Pseudo:
case ARM::VST4LNd32Pseudo_UPD:
case ARM::VST4LNd8Pseudo:
case ARM::VST4LNd8Pseudo_UPD:
case ARM::VST4LNq16Pseudo:
case ARM::VST4LNq16Pseudo_UPD:
case ARM::VST4LNq32Pseudo:
case ARM::VST4LNq32Pseudo_UPD:
case ARM::VST4d16Pseudo:
case ARM::VST4d16Pseudo_UPD:
case ARM::VST4d32Pseudo:
case ARM::VST4d32Pseudo_UPD:
case ARM::VST4d8Pseudo:
case ARM::VST4d8Pseudo_UPD:
case ARM::VST4q16Pseudo_UPD:
case ARM::VST4q16oddPseudo:
case ARM::VST4q16oddPseudo_UPD:
case ARM::VST4q32Pseudo_UPD:
case ARM::VST4q32oddPseudo:
case ARM::VST4q32oddPseudo_UPD:
case ARM::VST4q8Pseudo_UPD:
case ARM::VST4q8oddPseudo:
case ARM::VST4q8oddPseudo_UPD:
case ARM::VSTMQIA:
case ARM::VTBL3Pseudo:
case ARM::VTBL4Pseudo:
case ARM::VTBX3Pseudo:
case ARM::VTBX4Pseudo:
case ARM::t2CLREX:
case ARM::t2DCPS1:
case ARM::t2DCPS2:
case ARM::t2DCPS3:
case ARM::t2Int_eh_sjlj_setjmp:
case ARM::t2Int_eh_sjlj_setjmp_nofp:
case ARM::t2SB:
case ARM::t2SG:
case ARM::t2TSB:
case ARM::tInt_WIN_eh_sjlj_longjmp:
case ARM::tInt_eh_sjlj_longjmp:
case ARM::tInt_eh_sjlj_setjmp:
case ARM::tTRAP:
case ARM::t__brkdiv0: {
break;
}
case ARM::VRINTAD:
case ARM::VRINTMD:
case ARM::VRINTND:
case ARM::VRINTPD: {
// op: Dd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Dm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
break;
}
case ARM::VFP_VMAXNMD:
case ARM::VFP_VMINNMD:
case ARM::VSELEQD:
case ARM::VSELGED:
case ARM::VSELGTD:
case ARM::VSELVSD: {
// op: Dd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Dn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: Dm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
break;
}
case ARM::MVE_VPST: {
// op: Mk
op = getVPTMaskOpValue(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
break;
}
case ARM::MVE_VDUP16:
case ARM::MVE_VDUP32:
case ARM::MVE_VDUP8: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(7)) << 17;
Value |= (op & UINT64_C(8)) << 4;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
break;
}
case ARM::MVE_VMOV_to_lane_32: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(7)) << 17;
Value |= (op & UINT64_C(8)) << 4;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Idx
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(1)) << 21;
Value |= (op & UINT64_C(2)) << 15;
break;
}
case ARM::MVE_VMOV_to_lane_16: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(7)) << 17;
Value |= (op & UINT64_C(8)) << 4;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Idx
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(2)) << 20;
Value |= (op & UINT64_C(4)) << 14;
Value |= (op & UINT64_C(1)) << 6;
break;
}
case ARM::MVE_VMOV_to_lane_8: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(7)) << 17;
Value |= (op & UINT64_C(8)) << 4;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Idx
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(4)) << 19;
Value |= (op & UINT64_C(8)) << 13;
Value |= (op & UINT64_C(3)) << 5;
break;
}
case ARM::MVE_VABSs16:
case ARM::MVE_VABSs32:
case ARM::MVE_VABSs8:
case ARM::MVE_VCLSs16:
case ARM::MVE_VCLSs32:
case ARM::MVE_VCLSs8:
case ARM::MVE_VCLZs16:
case ARM::MVE_VCLZs32:
case ARM::MVE_VCLZs8:
case ARM::MVE_VMOVLs16bh:
case ARM::MVE_VMOVLs16th:
case ARM::MVE_VMOVLs8bh:
case ARM::MVE_VMOVLs8th:
case ARM::MVE_VMOVLu16bh:
case ARM::MVE_VMOVLu16th:
case ARM::MVE_VMOVLu8bh:
case ARM::MVE_VMOVLu8th:
case ARM::MVE_VMVN:
case ARM::MVE_VNEGs16:
case ARM::MVE_VNEGs32:
case ARM::MVE_VNEGs8:
case ARM::MVE_VQABSs16:
case ARM::MVE_VQABSs32:
case ARM::MVE_VQABSs8:
case ARM::MVE_VQNEGs16:
case ARM::MVE_VQNEGs32:
case ARM::MVE_VQNEGs8:
case ARM::MVE_VREV16_8:
case ARM::MVE_VREV32_16:
case ARM::MVE_VREV32_8:
case ARM::MVE_VREV64_16:
case ARM::MVE_VREV64_32:
case ARM::MVE_VREV64_8:
case ARM::MVE_VSHLL_lws16bh:
case ARM::MVE_VSHLL_lws16th:
case ARM::MVE_VSHLL_lws8bh:
case ARM::MVE_VSHLL_lws8th:
case ARM::MVE_VSHLL_lwu16bh:
case ARM::MVE_VSHLL_lwu16th:
case ARM::MVE_VSHLL_lwu8bh:
case ARM::MVE_VSHLL_lwu8th: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
break;
}
case ARM::MVE_VQRSHL_by_vecs16:
case ARM::MVE_VQRSHL_by_vecs32:
case ARM::MVE_VQRSHL_by_vecs8:
case ARM::MVE_VQRSHL_by_vecu16:
case ARM::MVE_VQRSHL_by_vecu32:
case ARM::MVE_VQRSHL_by_vecu8:
case ARM::MVE_VQSHL_by_vecs16:
case ARM::MVE_VQSHL_by_vecs32:
case ARM::MVE_VQSHL_by_vecs8:
case ARM::MVE_VQSHL_by_vecu16:
case ARM::MVE_VQSHL_by_vecu32:
case ARM::MVE_VQSHL_by_vecu8:
case ARM::MVE_VRSHL_by_vecs16:
case ARM::MVE_VRSHL_by_vecs32:
case ARM::MVE_VRSHL_by_vecs8:
case ARM::MVE_VRSHL_by_vecu16:
case ARM::MVE_VRSHL_by_vecu32:
case ARM::MVE_VRSHL_by_vecu8:
case ARM::MVE_VSHL_by_vecs16:
case ARM::MVE_VSHL_by_vecs32:
case ARM::MVE_VSHL_by_vecs8:
case ARM::MVE_VSHL_by_vecu16:
case ARM::MVE_VSHL_by_vecu32:
case ARM::MVE_VSHL_by_vecu8: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(7)) << 17;
Value |= (op & UINT64_C(8)) << 4;
break;
}
case ARM::MVE_VSHLL_imms16bh:
case ARM::MVE_VSHLL_imms16th:
case ARM::MVE_VSHLL_immu16bh:
case ARM::MVE_VSHLL_immu16th: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: imm
op = getMVEShiftImmOpValue(MI, 2, Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::MVE_VSHLL_imms8bh:
case ARM::MVE_VSHLL_imms8th:
case ARM::MVE_VSHLL_immu8bh:
case ARM::MVE_VSHLL_immu8th: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: imm
op = getMVEShiftImmOpValue(MI, 2, Fixups, STI);
op &= UINT64_C(7);
op <<= 16;
Value |= op;
break;
}
case ARM::MVE_VQSHLU_imms16:
case ARM::MVE_VSHL_immi16:
case ARM::MVE_VSLIimms16:
case ARM::MVE_VSLIimmu16: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: imm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::MVE_VQSHLU_imms32:
case ARM::MVE_VSHL_immi32:
case ARM::MVE_VSLIimms32:
case ARM::MVE_VSLIimmu32: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: imm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(31);
op <<= 16;
Value |= op;
break;
}
case ARM::MVE_VQSHLU_imms8:
case ARM::MVE_VSHL_immi8:
case ARM::MVE_VSLIimms8:
case ARM::MVE_VSLIimmu8: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: imm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(7);
op <<= 16;
Value |= op;
break;
}
case ARM::MVE_VRSHR_imms16:
case ARM::MVE_VRSHR_immu16:
case ARM::MVE_VSHR_imms16:
case ARM::MVE_VSHR_immu16: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: imm
op = getShiftRight16Imm(MI, 2, Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::MVE_VRSHR_imms32:
case ARM::MVE_VRSHR_immu32:
case ARM::MVE_VSHR_imms32:
case ARM::MVE_VSHR_immu32: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: imm
op = getShiftRight32Imm(MI, 2, Fixups, STI);
op &= UINT64_C(31);
op <<= 16;
Value |= op;
break;
}
case ARM::MVE_VRSHR_imms8:
case ARM::MVE_VRSHR_immu8:
case ARM::MVE_VSHR_imms8:
case ARM::MVE_VSHR_immu8: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: imm
op = getShiftRight8Imm(MI, 2, Fixups, STI);
op &= UINT64_C(7);
op <<= 16;
Value |= op;
break;
}
case ARM::MVE_VCVTf16f32bh:
case ARM::MVE_VCVTf16f32th:
case ARM::MVE_VCVTf32f16bh:
case ARM::MVE_VCVTf32f16th:
case ARM::MVE_VMAXAs16:
case ARM::MVE_VMAXAs32:
case ARM::MVE_VMAXAs8:
case ARM::MVE_VMAXNMAf16:
case ARM::MVE_VMAXNMAf32:
case ARM::MVE_VMINAs16:
case ARM::MVE_VMINAs32:
case ARM::MVE_VMINAs8:
case ARM::MVE_VMINNMAf16:
case ARM::MVE_VMINNMAf32:
case ARM::MVE_VMOVNi16bh:
case ARM::MVE_VMOVNi16th:
case ARM::MVE_VMOVNi32bh:
case ARM::MVE_VMOVNi32th:
case ARM::MVE_VQMOVNs16bh:
case ARM::MVE_VQMOVNs16th:
case ARM::MVE_VQMOVNs32bh:
case ARM::MVE_VQMOVNs32th:
case ARM::MVE_VQMOVNu16bh:
case ARM::MVE_VQMOVNu16th:
case ARM::MVE_VQMOVNu32bh:
case ARM::MVE_VQMOVNu32th:
case ARM::MVE_VQMOVUNs16bh:
case ARM::MVE_VQMOVUNs16th:
case ARM::MVE_VQMOVUNs32bh:
case ARM::MVE_VQMOVUNs32th: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
break;
}
case ARM::MVE_VAND:
case ARM::MVE_VBIC:
case ARM::MVE_VEOR:
case ARM::MVE_VMULHs16:
case ARM::MVE_VMULHs32:
case ARM::MVE_VMULHs8:
case ARM::MVE_VMULHu16:
case ARM::MVE_VMULHu32:
case ARM::MVE_VMULHu8:
case ARM::MVE_VMULLp16bh:
case ARM::MVE_VMULLp16th:
case ARM::MVE_VMULLp8bh:
case ARM::MVE_VMULLp8th:
case ARM::MVE_VMULLs16bh:
case ARM::MVE_VMULLs16th:
case ARM::MVE_VMULLs32bh:
case ARM::MVE_VMULLs32th:
case ARM::MVE_VMULLs8bh:
case ARM::MVE_VMULLs8th:
case ARM::MVE_VMULLu16bh:
case ARM::MVE_VMULLu16th:
case ARM::MVE_VMULLu32bh:
case ARM::MVE_VMULLu32th:
case ARM::MVE_VMULLu8bh:
case ARM::MVE_VMULLu8th:
case ARM::MVE_VORN:
case ARM::MVE_VORR:
case ARM::MVE_VQDMULLs16bh:
case ARM::MVE_VQDMULLs16th:
case ARM::MVE_VQDMULLs32bh:
case ARM::MVE_VQDMULLs32th:
case ARM::MVE_VRMULHs16:
case ARM::MVE_VRMULHs32:
case ARM::MVE_VRMULHs8:
case ARM::MVE_VRMULHu16:
case ARM::MVE_VRMULHu32:
case ARM::MVE_VRMULHu8: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(7)) << 17;
Value |= (op & UINT64_C(8)) << 4;
break;
}
case ARM::MVE_VCMULf16:
case ARM::MVE_VCMULf32: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(7)) << 17;
Value |= (op & UINT64_C(8)) << 4;
// op: rot
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(2)) << 11;
Value |= (op & UINT64_C(1));
break;
}
case ARM::MVE_VCADDi16:
case ARM::MVE_VCADDi32:
case ARM::MVE_VCADDi8:
case ARM::MVE_VHCADDs16:
case ARM::MVE_VHCADDs32:
case ARM::MVE_VHCADDs8: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(7)) << 17;
Value |= (op & UINT64_C(8)) << 4;
// op: rot
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(1);
op <<= 12;
Value |= op;
break;
}
case ARM::MVE_VSLIimm16: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: imm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::MVE_VSLIimm32: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: imm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(31);
op <<= 16;
Value |= op;
break;
}
case ARM::MVE_VSLIimm8: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: imm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(7);
op <<= 16;
Value |= op;
break;
}
case ARM::MVE_VQRSHRNbhs32:
case ARM::MVE_VQRSHRNbhu32:
case ARM::MVE_VQRSHRNths32:
case ARM::MVE_VQRSHRNthu32:
case ARM::MVE_VQRSHRUNs32bh:
case ARM::MVE_VQRSHRUNs32th:
case ARM::MVE_VQSHRNbhs32:
case ARM::MVE_VQSHRNbhu32:
case ARM::MVE_VQSHRNths32:
case ARM::MVE_VQSHRNthu32:
case ARM::MVE_VQSHRUNs32bh:
case ARM::MVE_VQSHRUNs32th:
case ARM::MVE_VRSHRNi32bh:
case ARM::MVE_VRSHRNi32th:
case ARM::MVE_VSHRNi32bh:
case ARM::MVE_VSHRNi32th:
case ARM::MVE_VSRIimm16: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: imm
op = getShiftRight16Imm(MI, 3, Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::MVE_VSRIimm32: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: imm
op = getShiftRight32Imm(MI, 3, Fixups, STI);
op &= UINT64_C(31);
op <<= 16;
Value |= op;
break;
}
case ARM::MVE_VQRSHRNbhs16:
case ARM::MVE_VQRSHRNbhu16:
case ARM::MVE_VQRSHRNths16:
case ARM::MVE_VQRSHRNthu16:
case ARM::MVE_VQRSHRUNs16bh:
case ARM::MVE_VQRSHRUNs16th:
case ARM::MVE_VQSHRNbhs16:
case ARM::MVE_VQSHRNbhu16:
case ARM::MVE_VQSHRNths16:
case ARM::MVE_VQSHRNthu16:
case ARM::MVE_VQSHRUNs16bh:
case ARM::MVE_VQSHRUNs16th:
case ARM::MVE_VRSHRNi16bh:
case ARM::MVE_VRSHRNi16th:
case ARM::MVE_VSHRNi16bh:
case ARM::MVE_VSHRNi16th:
case ARM::MVE_VSRIimm8: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: imm
op = getShiftRight8Imm(MI, 3, Fixups, STI);
op &= UINT64_C(7);
op <<= 16;
Value |= op;
break;
}
case ARM::MVE_VADC:
case ARM::MVE_VADCI:
case ARM::MVE_VQDMLADHXs16:
case ARM::MVE_VQDMLADHXs32:
case ARM::MVE_VQDMLADHXs8:
case ARM::MVE_VQDMLADHs16:
case ARM::MVE_VQDMLADHs32:
case ARM::MVE_VQDMLADHs8:
case ARM::MVE_VQDMLSDHXs16:
case ARM::MVE_VQDMLSDHXs32:
case ARM::MVE_VQDMLSDHXs8:
case ARM::MVE_VQDMLSDHs16:
case ARM::MVE_VQDMLSDHs32:
case ARM::MVE_VQDMLSDHs8:
case ARM::MVE_VQRDMLADHXs16:
case ARM::MVE_VQRDMLADHXs32:
case ARM::MVE_VQRDMLADHXs8:
case ARM::MVE_VQRDMLADHs16:
case ARM::MVE_VQRDMLADHs32:
case ARM::MVE_VQRDMLADHs8:
case ARM::MVE_VQRDMLSDHXs16:
case ARM::MVE_VQRDMLSDHXs32:
case ARM::MVE_VQRDMLSDHXs8:
case ARM::MVE_VQRDMLSDHs16:
case ARM::MVE_VQRDMLSDHs32:
case ARM::MVE_VQRDMLSDHs8:
case ARM::MVE_VSBC:
case ARM::MVE_VSBCI: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(7)) << 17;
Value |= (op & UINT64_C(8)) << 4;
break;
}
case ARM::MVE_VABDs16:
case ARM::MVE_VABDs32:
case ARM::MVE_VABDs8:
case ARM::MVE_VABDu16:
case ARM::MVE_VABDu32:
case ARM::MVE_VABDu8:
case ARM::MVE_VADDi16:
case ARM::MVE_VADDi32:
case ARM::MVE_VADDi8:
case ARM::MVE_VHADDs16:
case ARM::MVE_VHADDs32:
case ARM::MVE_VHADDs8:
case ARM::MVE_VHADDu16:
case ARM::MVE_VHADDu32:
case ARM::MVE_VHADDu8:
case ARM::MVE_VHSUBs16:
case ARM::MVE_VHSUBs32:
case ARM::MVE_VHSUBs8:
case ARM::MVE_VHSUBu16:
case ARM::MVE_VHSUBu32:
case ARM::MVE_VHSUBu8:
case ARM::MVE_VMAXNMf16:
case ARM::MVE_VMAXNMf32:
case ARM::MVE_VMAXs16:
case ARM::MVE_VMAXs32:
case ARM::MVE_VMAXs8:
case ARM::MVE_VMAXu16:
case ARM::MVE_VMAXu32:
case ARM::MVE_VMAXu8:
case ARM::MVE_VMINNMf16:
case ARM::MVE_VMINNMf32:
case ARM::MVE_VMINs16:
case ARM::MVE_VMINs32:
case ARM::MVE_VMINs8:
case ARM::MVE_VMINu16:
case ARM::MVE_VMINu32:
case ARM::MVE_VMINu8:
case ARM::MVE_VMULt1i16:
case ARM::MVE_VMULt1i32:
case ARM::MVE_VMULt1i8:
case ARM::MVE_VQADDs16:
case ARM::MVE_VQADDs32:
case ARM::MVE_VQADDs8:
case ARM::MVE_VQADDu16:
case ARM::MVE_VQADDu32:
case ARM::MVE_VQADDu8:
case ARM::MVE_VQDMULHi16:
case ARM::MVE_VQDMULHi32:
case ARM::MVE_VQDMULHi8:
case ARM::MVE_VQRDMULHi16:
case ARM::MVE_VQRDMULHi32:
case ARM::MVE_VQRDMULHi8:
case ARM::MVE_VQSUBs16:
case ARM::MVE_VQSUBs32:
case ARM::MVE_VQSUBs8:
case ARM::MVE_VQSUBu16:
case ARM::MVE_VQSUBu32:
case ARM::MVE_VQSUBu8:
case ARM::MVE_VRHADDs16:
case ARM::MVE_VRHADDs32:
case ARM::MVE_VRHADDs8:
case ARM::MVE_VRHADDu16:
case ARM::MVE_VRHADDu32:
case ARM::MVE_VRHADDu8:
case ARM::MVE_VSUBi16:
case ARM::MVE_VSUBi32:
case ARM::MVE_VSUBi8: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(7)) << 17;
Value |= (op & UINT64_C(8)) << 4;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
break;
}
case ARM::MVE_VADD_qr_f16:
case ARM::MVE_VADD_qr_f32:
case ARM::MVE_VADD_qr_i16:
case ARM::MVE_VADD_qr_i32:
case ARM::MVE_VADD_qr_i8:
case ARM::MVE_VBRSR16:
case ARM::MVE_VBRSR32:
case ARM::MVE_VBRSR8:
case ARM::MVE_VHADD_qr_s16:
case ARM::MVE_VHADD_qr_s32:
case ARM::MVE_VHADD_qr_s8:
case ARM::MVE_VHADD_qr_u16:
case ARM::MVE_VHADD_qr_u32:
case ARM::MVE_VHADD_qr_u8:
case ARM::MVE_VHSUB_qr_s16:
case ARM::MVE_VHSUB_qr_s32:
case ARM::MVE_VHSUB_qr_s8:
case ARM::MVE_VHSUB_qr_u16:
case ARM::MVE_VHSUB_qr_u32:
case ARM::MVE_VHSUB_qr_u8:
case ARM::MVE_VMUL_qr_f16:
case ARM::MVE_VMUL_qr_f32:
case ARM::MVE_VMUL_qr_i16:
case ARM::MVE_VMUL_qr_i32:
case ARM::MVE_VMUL_qr_i8:
case ARM::MVE_VQADD_qr_s16:
case ARM::MVE_VQADD_qr_s32:
case ARM::MVE_VQADD_qr_s8:
case ARM::MVE_VQADD_qr_u16:
case ARM::MVE_VQADD_qr_u32:
case ARM::MVE_VQADD_qr_u8:
case ARM::MVE_VQDMULH_qr_s16:
case ARM::MVE_VQDMULH_qr_s32:
case ARM::MVE_VQDMULH_qr_s8:
case ARM::MVE_VQDMULL_qr_s16bh:
case ARM::MVE_VQDMULL_qr_s16th:
case ARM::MVE_VQDMULL_qr_s32bh:
case ARM::MVE_VQDMULL_qr_s32th:
case ARM::MVE_VQRDMULH_qr_s16:
case ARM::MVE_VQRDMULH_qr_s32:
case ARM::MVE_VQRDMULH_qr_s8:
case ARM::MVE_VQSUB_qr_s16:
case ARM::MVE_VQSUB_qr_s32:
case ARM::MVE_VQSUB_qr_s8:
case ARM::MVE_VQSUB_qr_u16:
case ARM::MVE_VQSUB_qr_u32:
case ARM::MVE_VQSUB_qr_u8:
case ARM::MVE_VSUB_qr_f16:
case ARM::MVE_VSUB_qr_f32:
case ARM::MVE_VSUB_qr_i16:
case ARM::MVE_VSUB_qr_i32:
case ARM::MVE_VSUB_qr_i8: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(7)) << 17;
Value |= (op & UINT64_C(8)) << 4;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::MVE_VFMA_qr_Sf16:
case ARM::MVE_VFMA_qr_Sf32:
case ARM::MVE_VFMA_qr_f16:
case ARM::MVE_VFMA_qr_f32:
case ARM::MVE_VMLAS_qr_s16:
case ARM::MVE_VMLAS_qr_s32:
case ARM::MVE_VMLAS_qr_s8:
case ARM::MVE_VMLAS_qr_u16:
case ARM::MVE_VMLAS_qr_u32:
case ARM::MVE_VMLAS_qr_u8:
case ARM::MVE_VMLA_qr_s16:
case ARM::MVE_VMLA_qr_s32:
case ARM::MVE_VMLA_qr_s8:
case ARM::MVE_VMLA_qr_u16:
case ARM::MVE_VMLA_qr_u32:
case ARM::MVE_VMLA_qr_u8:
case ARM::MVE_VQDMLAH_qrs16:
case ARM::MVE_VQDMLAH_qrs32:
case ARM::MVE_VQDMLAH_qrs8:
case ARM::MVE_VQDMLASH_qrs16:
case ARM::MVE_VQDMLASH_qrs32:
case ARM::MVE_VQDMLASH_qrs8:
case ARM::MVE_VQRDMLAH_qrs16:
case ARM::MVE_VQRDMLAH_qrs32:
case ARM::MVE_VQRDMLAH_qrs8:
case ARM::MVE_VQRDMLASH_qrs16:
case ARM::MVE_VQRDMLASH_qrs32:
case ARM::MVE_VQRDMLASH_qrs8: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(7)) << 17;
Value |= (op & UINT64_C(8)) << 4;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::MVE_VQRSHL_qrs16:
case ARM::MVE_VQRSHL_qrs32:
case ARM::MVE_VQRSHL_qrs8:
case ARM::MVE_VQRSHL_qru16:
case ARM::MVE_VQRSHL_qru32:
case ARM::MVE_VQRSHL_qru8:
case ARM::MVE_VQSHL_qrs16:
case ARM::MVE_VQSHL_qrs32:
case ARM::MVE_VQSHL_qrs8:
case ARM::MVE_VQSHL_qru16:
case ARM::MVE_VQSHL_qru32:
case ARM::MVE_VQSHL_qru8:
case ARM::MVE_VRSHL_qrs16:
case ARM::MVE_VRSHL_qrs32:
case ARM::MVE_VRSHL_qrs8:
case ARM::MVE_VRSHL_qru16:
case ARM::MVE_VRSHL_qru32:
case ARM::MVE_VRSHL_qru8:
case ARM::MVE_VSHL_qrs16:
case ARM::MVE_VSHL_qrs32:
case ARM::MVE_VSHL_qrs8:
case ARM::MVE_VSHL_qru16:
case ARM::MVE_VSHL_qru32:
case ARM::MVE_VSHL_qru8: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::MVE_VDWDUPu16:
case ARM::MVE_VDWDUPu32:
case ARM::MVE_VDWDUPu8:
case ARM::MVE_VIWDUPu16:
case ARM::MVE_VIWDUPu32:
case ARM::MVE_VIWDUPu8: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(14);
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(14);
op <<= 16;
Value |= op;
// op: imm
op = getPowerTwoOpValue(MI, 4, Fixups, STI);
Value |= (op & UINT64_C(2)) << 6;
Value |= (op & UINT64_C(1));
break;
}
case ARM::MVE_VDDUPu16:
case ARM::MVE_VDDUPu32:
case ARM::MVE_VDDUPu8:
case ARM::MVE_VIDUPu16:
case ARM::MVE_VIDUPu32:
case ARM::MVE_VIDUPu8: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(14);
op <<= 16;
Value |= op;
// op: imm
op = getPowerTwoOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(2)) << 6;
Value |= (op & UINT64_C(1));
break;
}
case ARM::MVE_VLDRWU32_qi:
case ARM::MVE_VSTRW32_qi: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
op <<= 13;
Value |= op;
// op: addr
op = getMveAddrModeQOpValue<2>(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(128)) << 16;
Value |= (op & UINT64_C(1792)) << 9;
Value |= (op & UINT64_C(127));
break;
}
case ARM::MVE_VLDRDU64_qi:
case ARM::MVE_VSTRD64_qi: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
op <<= 13;
Value |= op;
// op: addr
op = getMveAddrModeQOpValue<3>(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(128)) << 16;
Value |= (op & UINT64_C(1792)) << 9;
Value |= (op & UINT64_C(127));
break;
}
case ARM::MVE_VLDRBS16_rq:
case ARM::MVE_VLDRBS32_rq:
case ARM::MVE_VLDRBU16_rq:
case ARM::MVE_VLDRBU32_rq:
case ARM::MVE_VLDRBU8_rq:
case ARM::MVE_VLDRDU64_rq:
case ARM::MVE_VLDRDU64_rq_u:
case ARM::MVE_VLDRHS32_rq:
case ARM::MVE_VLDRHS32_rq_u:
case ARM::MVE_VLDRHU16_rq:
case ARM::MVE_VLDRHU16_rq_u:
case ARM::MVE_VLDRHU32_rq:
case ARM::MVE_VLDRHU32_rq_u:
case ARM::MVE_VLDRWU32_rq:
case ARM::MVE_VLDRWU32_rq_u:
case ARM::MVE_VSTRB16_rq:
case ARM::MVE_VSTRB32_rq:
case ARM::MVE_VSTRB8_rq:
case ARM::MVE_VSTRD64_rq:
case ARM::MVE_VSTRD64_rq_u:
case ARM::MVE_VSTRH16_rq:
case ARM::MVE_VSTRH16_rq_u:
case ARM::MVE_VSTRH32_rq:
case ARM::MVE_VSTRH32_rq_u:
case ARM::MVE_VSTRW32_rq:
case ARM::MVE_VSTRW32_rq_u: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
op <<= 13;
Value |= op;
// op: addr
op = getMveAddrModeRQOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(120)) << 13;
Value |= (op & UINT64_C(7)) << 1;
break;
}
case ARM::MVE_VLDRBS16:
case ARM::MVE_VLDRBS32:
case ARM::MVE_VLDRBU16:
case ARM::MVE_VLDRBU32:
case ARM::MVE_VSTRB16:
case ARM::MVE_VSTRB32: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
op <<= 13;
Value |= op;
// op: addr
op = getT2AddrModeImmOpValue<7,0>(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(128)) << 16;
Value |= (op & UINT64_C(1792)) << 8;
Value |= (op & UINT64_C(127));
break;
}
case ARM::MVE_VLDRBU8:
case ARM::MVE_VSTRBU8: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
op <<= 13;
Value |= op;
// op: addr
op = getT2AddrModeImmOpValue<7,0>(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(128)) << 16;
Value |= (op & UINT64_C(3840)) << 8;
Value |= (op & UINT64_C(127));
break;
}
case ARM::MVE_VLDRHS32:
case ARM::MVE_VLDRHU32:
case ARM::MVE_VSTRH32: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
op <<= 13;
Value |= op;
// op: addr
op = getT2AddrModeImmOpValue<7,1>(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(128)) << 16;
Value |= (op & UINT64_C(1792)) << 8;
Value |= (op & UINT64_C(127));
break;
}
case ARM::MVE_VLDRHU16:
case ARM::MVE_VSTRHU16: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
op <<= 13;
Value |= op;
// op: addr
op = getT2AddrModeImmOpValue<7,1>(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(128)) << 16;
Value |= (op & UINT64_C(3840)) << 8;
Value |= (op & UINT64_C(127));
break;
}
case ARM::MVE_VLDRWU32:
case ARM::MVE_VSTRWU32: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
op <<= 13;
Value |= op;
// op: addr
op = getT2AddrModeImmOpValue<7,2>(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(128)) << 16;
Value |= (op & UINT64_C(3840)) << 8;
Value |= (op & UINT64_C(127));
break;
}
case ARM::MVE_VMOV_from_lane_32: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(7)) << 17;
Value |= (op & UINT64_C(8)) << 4;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Idx
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(1)) << 21;
Value |= (op & UINT64_C(2)) << 15;
break;
}
case ARM::MVE_VMOV_from_lane_s16:
case ARM::MVE_VMOV_from_lane_u16: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(7)) << 17;
Value |= (op & UINT64_C(8)) << 4;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Idx
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(2)) << 20;
Value |= (op & UINT64_C(4)) << 14;
Value |= (op & UINT64_C(1)) << 6;
break;
}
case ARM::MVE_VMOV_from_lane_s8:
case ARM::MVE_VMOV_from_lane_u8: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(7)) << 17;
Value |= (op & UINT64_C(8)) << 4;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Idx
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(4)) << 19;
Value |= (op & UINT64_C(8)) << 13;
Value |= (op & UINT64_C(3)) << 5;
break;
}
case ARM::MVE_VLDRWU32_qi_pre:
case ARM::MVE_VSTRW32_qi_pre: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 13;
Value |= op;
// op: addr
op = getMveAddrModeQOpValue<2>(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(128)) << 16;
Value |= (op & UINT64_C(1792)) << 9;
Value |= (op & UINT64_C(127));
break;
}
case ARM::MVE_VLDRDU64_qi_pre:
case ARM::MVE_VSTRD64_qi_pre: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 13;
Value |= op;
// op: addr
op = getMveAddrModeQOpValue<3>(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(128)) << 16;
Value |= (op & UINT64_C(1792)) << 9;
Value |= (op & UINT64_C(127));
break;
}
case ARM::MVE_VLDRBS16_pre:
case ARM::MVE_VLDRBS32_pre:
case ARM::MVE_VLDRBU16_pre:
case ARM::MVE_VLDRBU32_pre:
case ARM::MVE_VSTRB16_pre:
case ARM::MVE_VSTRB32_pre: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 13;
Value |= op;
// op: addr
op = getT2AddrModeImmOpValue<7,0>(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(128)) << 16;
Value |= (op & UINT64_C(1792)) << 8;
Value |= (op & UINT64_C(127));
break;
}
case ARM::MVE_VLDRBU8_pre:
case ARM::MVE_VSTRBU8_pre: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 13;
Value |= op;
// op: addr
op = getT2AddrModeImmOpValue<7,0>(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(128)) << 16;
Value |= (op & UINT64_C(3840)) << 8;
Value |= (op & UINT64_C(127));
break;
}
case ARM::MVE_VLDRHS32_pre:
case ARM::MVE_VLDRHU32_pre:
case ARM::MVE_VSTRH32_pre: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 13;
Value |= op;
// op: addr
op = getT2AddrModeImmOpValue<7,1>(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(128)) << 16;
Value |= (op & UINT64_C(1792)) << 8;
Value |= (op & UINT64_C(127));
break;
}
case ARM::MVE_VLDRHU16_pre:
case ARM::MVE_VSTRHU16_pre: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 13;
Value |= op;
// op: addr
op = getT2AddrModeImmOpValue<7,1>(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(128)) << 16;
Value |= (op & UINT64_C(3840)) << 8;
Value |= (op & UINT64_C(127));
break;
}
case ARM::MVE_VLDRWU32_pre:
case ARM::MVE_VSTRWU32_pre: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 13;
Value |= op;
// op: addr
op = getT2AddrModeImmOpValue<7,2>(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(128)) << 16;
Value |= (op & UINT64_C(3840)) << 8;
Value |= (op & UINT64_C(127));
break;
}
case ARM::MVE_VLDRBU8_post:
case ARM::MVE_VSTRBU8_post: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 13;
Value |= op;
// op: addr
op = getT2ScaledImmOpValue<7,0>(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(128)) << 16;
Value |= (op & UINT64_C(127));
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::MVE_VLDRBS16_post:
case ARM::MVE_VLDRBS32_post:
case ARM::MVE_VLDRBU16_post:
case ARM::MVE_VLDRBU32_post:
case ARM::MVE_VSTRB16_post:
case ARM::MVE_VSTRB32_post: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 13;
Value |= op;
// op: addr
op = getT2ScaledImmOpValue<7,0>(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(128)) << 16;
Value |= (op & UINT64_C(127));
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(7);
op <<= 16;
Value |= op;
break;
}
case ARM::MVE_VLDRHU16_post:
case ARM::MVE_VSTRHU16_post: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 13;
Value |= op;
// op: addr
op = getT2ScaledImmOpValue<7,1>(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(128)) << 16;
Value |= (op & UINT64_C(127));
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::MVE_VLDRHS32_post:
case ARM::MVE_VLDRHU32_post:
case ARM::MVE_VSTRH32_post: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 13;
Value |= op;
// op: addr
op = getT2ScaledImmOpValue<7,1>(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(128)) << 16;
Value |= (op & UINT64_C(127));
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(7);
op <<= 16;
Value |= op;
break;
}
case ARM::MVE_VLDRWU32_post:
case ARM::MVE_VSTRWU32_post: {
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 13;
Value |= op;
// op: addr
op = getT2ScaledImmOpValue<7,2>(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(128)) << 16;
Value |= (op & UINT64_C(127));
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::MVE_VABSf16:
case ARM::MVE_VABSf32:
case ARM::MVE_VCVTf16s16n:
case ARM::MVE_VCVTf16u16n:
case ARM::MVE_VCVTf32s32n:
case ARM::MVE_VCVTf32u32n:
case ARM::MVE_VCVTs16f16a:
case ARM::MVE_VCVTs16f16m:
case ARM::MVE_VCVTs16f16n:
case ARM::MVE_VCVTs16f16p:
case ARM::MVE_VCVTs16f16z:
case ARM::MVE_VCVTs32f32a:
case ARM::MVE_VCVTs32f32m:
case ARM::MVE_VCVTs32f32n:
case ARM::MVE_VCVTs32f32p:
case ARM::MVE_VCVTs32f32z:
case ARM::MVE_VCVTu16f16a:
case ARM::MVE_VCVTu16f16m:
case ARM::MVE_VCVTu16f16n:
case ARM::MVE_VCVTu16f16p:
case ARM::MVE_VCVTu16f16z:
case ARM::MVE_VCVTu32f32a:
case ARM::MVE_VCVTu32f32m:
case ARM::MVE_VCVTu32f32n:
case ARM::MVE_VCVTu32f32p:
case ARM::MVE_VCVTu32f32z:
case ARM::MVE_VNEGf16:
case ARM::MVE_VNEGf32:
case ARM::MVE_VRINTf16A:
case ARM::MVE_VRINTf16M:
case ARM::MVE_VRINTf16N:
case ARM::MVE_VRINTf16P:
case ARM::MVE_VRINTf16X:
case ARM::MVE_VRINTf16Z:
case ARM::MVE_VRINTf32A:
case ARM::MVE_VRINTf32M:
case ARM::MVE_VRINTf32N:
case ARM::MVE_VRINTf32P:
case ARM::MVE_VRINTf32X:
case ARM::MVE_VRINTf32Z: {
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
break;
}
case ARM::MVE_VCVTf16s16_fix:
case ARM::MVE_VCVTf16u16_fix:
case ARM::MVE_VCVTs16f16_fix:
case ARM::MVE_VCVTu16f16_fix: {
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: imm6
op = getNEONVcvtImm32OpValue(MI, 2, Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::MVE_VCVTf32s32_fix:
case ARM::MVE_VCVTf32u32_fix:
case ARM::MVE_VCVTs32f32_fix:
case ARM::MVE_VCVTu32f32_fix: {
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: imm6
op = getNEONVcvtImm32OpValue(MI, 2, Fixups, STI);
op &= UINT64_C(31);
op <<= 16;
Value |= op;
break;
}
case ARM::MVE_VADDVs16no_acc:
case ARM::MVE_VADDVs32no_acc:
case ARM::MVE_VADDVs8no_acc:
case ARM::MVE_VADDVu16no_acc:
case ARM::MVE_VADDVu32no_acc:
case ARM::MVE_VADDVu8no_acc: {
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 1;
Value |= op;
// op: Rda
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(14);
op <<= 12;
Value |= op;
break;
}
case ARM::MVE_VABDf16:
case ARM::MVE_VABDf32:
case ARM::MVE_VADDf16:
case ARM::MVE_VADDf32:
case ARM::MVE_VMULf16:
case ARM::MVE_VMULf32:
case ARM::MVE_VSUBf16:
case ARM::MVE_VSUBf32: {
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(7)) << 17;
Value |= (op & UINT64_C(8)) << 4;
break;
}
case ARM::MVE_VCADDf16:
case ARM::MVE_VCADDf32: {
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(7)) << 17;
Value |= (op & UINT64_C(8)) << 4;
// op: rot
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(1);
op <<= 24;
Value |= op;
break;
}
case ARM::MVE_VADDVs16acc:
case ARM::MVE_VADDVs32acc:
case ARM::MVE_VADDVs8acc:
case ARM::MVE_VADDVu16acc:
case ARM::MVE_VADDVu32acc:
case ARM::MVE_VADDVu8acc: {
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(7);
op <<= 1;
Value |= op;
// op: Rda
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(14);
op <<= 12;
Value |= op;
break;
}
case ARM::MVE_VMAXAVs16:
case ARM::MVE_VMAXAVs32:
case ARM::MVE_VMAXAVs8:
case ARM::MVE_VMAXNMAVf16:
case ARM::MVE_VMAXNMAVf32:
case ARM::MVE_VMAXNMVf16:
case ARM::MVE_VMAXNMVf32:
case ARM::MVE_VMAXVs16:
case ARM::MVE_VMAXVs32:
case ARM::MVE_VMAXVs8:
case ARM::MVE_VMAXVu16:
case ARM::MVE_VMAXVu32:
case ARM::MVE_VMAXVu8:
case ARM::MVE_VMINAVs16:
case ARM::MVE_VMINAVs32:
case ARM::MVE_VMINAVs8:
case ARM::MVE_VMINNMAVf16:
case ARM::MVE_VMINNMAVf32:
case ARM::MVE_VMINNMVf16:
case ARM::MVE_VMINNMVf32:
case ARM::MVE_VMINVs16:
case ARM::MVE_VMINVs32:
case ARM::MVE_VMINVs8:
case ARM::MVE_VMINVu16:
case ARM::MVE_VMINVu32:
case ARM::MVE_VMINVu8: {
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(7);
op <<= 1;
Value |= op;
// op: RdaDest
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
break;
}
case ARM::MVE_VADDLVs32no_acc:
case ARM::MVE_VADDLVu32no_acc: {
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(7);
op <<= 1;
Value |= op;
// op: RdaLo
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(14);
op <<= 12;
Value |= op;
// op: RdaHi
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(14);
op <<= 19;
Value |= op;
break;
}
case ARM::MVE_VFMAf16:
case ARM::MVE_VFMAf32:
case ARM::MVE_VFMSf16:
case ARM::MVE_VFMSf32: {
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(7)) << 17;
Value |= (op & UINT64_C(8)) << 4;
break;
}
case ARM::MVE_VCMLAf16:
case ARM::MVE_VCMLAf32: {
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(7)) << 17;
Value |= (op & UINT64_C(8)) << 4;
// op: rot
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(3);
op <<= 23;
Value |= op;
break;
}
case ARM::MVE_VABAVs16:
case ARM::MVE_VABAVs32:
case ARM::MVE_VABAVs8:
case ARM::MVE_VABAVu16:
case ARM::MVE_VABAVu32:
case ARM::MVE_VABAVu8: {
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(7)) << 17;
Value |= (op & UINT64_C(8)) << 4;
// op: Rda
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
break;
}
case ARM::MVE_VADDLVs32acc:
case ARM::MVE_VADDLVu32acc: {
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(7);
op <<= 1;
Value |= op;
// op: RdaLo
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(14);
op <<= 12;
Value |= op;
// op: RdaHi
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(14);
op <<= 19;
Value |= op;
break;
}
case ARM::MVE_VPSEL: {
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(7)) << 17;
Value |= (op & UINT64_C(8)) << 4;
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
break;
}
case ARM::tMOVr: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 4;
Value |= (op & UINT64_C(7));
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 3;
Value |= op;
break;
}
case ARM::t2STLEX: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: addr
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::t2STLEXB:
case ARM::t2STLEXH:
case ARM::t2STREXB:
case ARM::t2STREXH: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: addr
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
break;
}
case ARM::t2STLEXD:
case ARM::t2STREXD: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: addr
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rt2
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
break;
}
case ARM::CRC32B:
case ARM::CRC32CB:
case ARM::CRC32CH:
case ARM::CRC32CW:
case ARM::CRC32H:
case ARM::CRC32W: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::t2MRS_AR:
case ARM::t2MRSsys_AR: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
break;
}
case ARM::t2CLZ:
case ARM::t2RBIT:
case ARM::t2REV:
case ARM::t2REV16:
case ARM::t2REVSH: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(15));
break;
}
case ARM::t2MOVsra_flag:
case ARM::t2MOVsrl_flag: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::t2SXTB:
case ARM::t2SXTB16:
case ARM::t2SXTH:
case ARM::t2UXTB:
case ARM::t2UXTB16:
case ARM::t2UXTH: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: rot
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(3);
op <<= 4;
Value |= op;
break;
}
case ARM::t2CSEL:
case ARM::t2CSINC:
case ARM::t2CSINV:
case ARM::t2CSNEG: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: fcond
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 4;
Value |= op;
break;
}
case ARM::t2CRC32B:
case ARM::t2CRC32CB:
case ARM::t2CRC32CH:
case ARM::t2CRC32CW:
case ARM::t2CRC32H:
case ARM::t2CRC32W:
case ARM::t2MUL:
case ARM::t2QADD16:
case ARM::t2QADD8:
case ARM::t2QASX:
case ARM::t2QSAX:
case ARM::t2QSUB16:
case ARM::t2QSUB8:
case ARM::t2SADD16:
case ARM::t2SADD8:
case ARM::t2SASX:
case ARM::t2SDIV:
case ARM::t2SEL:
case ARM::t2SHADD16:
case ARM::t2SHADD8:
case ARM::t2SHASX:
case ARM::t2SHSAX:
case ARM::t2SHSUB16:
case ARM::t2SHSUB8:
case ARM::t2SMMUL:
case ARM::t2SMMULR:
case ARM::t2SMUAD:
case ARM::t2SMUADX:
case ARM::t2SMULBB:
case ARM::t2SMULBT:
case ARM::t2SMULTB:
case ARM::t2SMULTT:
case ARM::t2SMULWB:
case ARM::t2SMULWT:
case ARM::t2SMUSD:
case ARM::t2SMUSDX:
case ARM::t2SSAX:
case ARM::t2SSUB16:
case ARM::t2SSUB8:
case ARM::t2UADD16:
case ARM::t2UADD8:
case ARM::t2UASX:
case ARM::t2UDIV:
case ARM::t2UHADD16:
case ARM::t2UHADD8:
case ARM::t2UHASX:
case ARM::t2UHSAX:
case ARM::t2UHSUB16:
case ARM::t2UHSUB8:
case ARM::t2UQADD16:
case ARM::t2UQADD8:
case ARM::t2UQASX:
case ARM::t2UQSAX:
case ARM::t2UQSUB16:
case ARM::t2UQSUB8:
case ARM::t2USAD8:
case ARM::t2USAX:
case ARM::t2USUB16:
case ARM::t2USUB8: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::t2MLA:
case ARM::t2MLS:
case ARM::t2SMLABB:
case ARM::t2SMLABT:
case ARM::t2SMLAD:
case ARM::t2SMLADX:
case ARM::t2SMLATB:
case ARM::t2SMLATT:
case ARM::t2SMLAWB:
case ARM::t2SMLAWT:
case ARM::t2SMLSD:
case ARM::t2SMLSDX:
case ARM::t2SMMLA:
case ARM::t2SMMLAR:
case ARM::t2SMMLS:
case ARM::t2SMMLSR:
case ARM::t2USADA8: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: Ra
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
break;
}
case ARM::t2SXTAB:
case ARM::t2SXTAB16:
case ARM::t2SXTAH:
case ARM::t2UXTAB:
case ARM::t2UXTAB16:
case ARM::t2UXTAH: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: rot
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(3);
op <<= 4;
Value |= op;
break;
}
case ARM::t2PKHBT:
case ARM::t2PKHTB: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: sh
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(28)) << 10;
Value |= (op & UINT64_C(3)) << 6;
break;
}
case ARM::t2ADDri12:
case ARM::t2SUBri12: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: imm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(2048)) << 15;
Value |= (op & UINT64_C(1792)) << 4;
Value |= (op & UINT64_C(255));
break;
}
case ARM::t2QADD:
case ARM::t2QDADD:
case ARM::t2QDSUB:
case ARM::t2QSUB: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::t2BFI: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: imm
op = getBitfieldInvertedMaskOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(28)) << 10;
Value |= (op & UINT64_C(3)) << 6;
Value |= (op & UINT64_C(992)) >> 5;
break;
}
case ARM::t2SSAT16:
case ARM::t2USAT16: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: sat_imm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::t2SSAT:
case ARM::t2USAT: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: sat_imm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(31);
Value |= op;
// op: sh
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(32)) << 16;
Value |= (op & UINT64_C(28)) << 10;
Value |= (op & UINT64_C(3)) << 6;
break;
}
case ARM::t2STREX: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: addr
op = getT2AddrModeImm0_1020s4OpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(3840)) << 8;
Value |= (op & UINT64_C(255));
break;
}
case ARM::t2MRS_M: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: SYSm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(255);
Value |= op;
break;
}
case ARM::t2ADR: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: addr
op = getT2AdrLabelOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(2048)) << 15;
Value |= (op & UINT64_C(4096)) << 11;
Value |= (op & UINT64_C(4096)) << 9;
Value |= (op & UINT64_C(1792)) << 4;
Value |= (op & UINT64_C(255));
break;
}
case ARM::t2BFC: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: imm
op = getBitfieldInvertedMaskOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(28)) << 10;
Value |= (op & UINT64_C(3)) << 6;
Value |= (op & UINT64_C(992)) >> 5;
break;
}
case ARM::t2MOVi16: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: imm
op = getHiLo16ImmOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(2048)) << 15;
Value |= (op & UINT64_C(61440)) << 4;
Value |= (op & UINT64_C(1792)) << 4;
Value |= (op & UINT64_C(255));
break;
}
case ARM::t2MOVTi16: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: imm
op = getHiLo16ImmOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(2048)) << 15;
Value |= (op & UINT64_C(61440)) << 4;
Value |= (op & UINT64_C(1792)) << 4;
Value |= (op & UINT64_C(255));
break;
}
case ARM::t2SBFX:
case ARM::t2UBFX: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: msb
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(31);
Value |= op;
// op: lsb
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(28)) << 10;
Value |= (op & UINT64_C(3)) << 6;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::tMOVSr: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 3;
Value |= op;
break;
}
case ARM::tADDi3:
case ARM::tSUBi3: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(7);
op <<= 3;
Value |= op;
// op: imm3
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(7);
op <<= 6;
Value |= op;
break;
}
case ARM::tASRri:
case ARM::tLSLri:
case ARM::tLSRri: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(7);
op <<= 3;
Value |= op;
// op: imm5
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(31);
op <<= 6;
Value |= op;
break;
}
case ARM::tMUL:
case ARM::tMVN:
case ARM::tRSB: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(7);
op <<= 3;
Value |= op;
break;
}
case ARM::tADR: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
op <<= 8;
Value |= op;
// op: addr
op = getThumbAdrLabelOpValue(MI, 1, Fixups, STI);
op &= UINT64_C(255);
Value |= op;
break;
}
case ARM::tMOVi8: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
op <<= 8;
Value |= op;
// op: imm8
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(255);
Value |= op;
break;
}
case ARM::t2SMLALD:
case ARM::t2SMLALDX:
case ARM::t2SMLSLD:
case ARM::t2SMLSLDX: {
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: Ra
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
break;
}
case ARM::t2SMLAL:
case ARM::t2SMLALBB:
case ARM::t2SMLALBT:
case ARM::t2SMLALTB:
case ARM::t2SMLALTT:
case ARM::t2SMULL:
case ARM::t2UMAAL:
case ARM::t2UMLAL:
case ARM::t2UMULL: {
// op: RdLo
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: RdHi
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::MVE_VMLADAVs16:
case ARM::MVE_VMLADAVs32:
case ARM::MVE_VMLADAVs8:
case ARM::MVE_VMLADAVu16:
case ARM::MVE_VMLADAVu32:
case ARM::MVE_VMLADAVu8:
case ARM::MVE_VMLADAVxs16:
case ARM::MVE_VMLADAVxs32:
case ARM::MVE_VMLADAVxs8:
case ARM::MVE_VMLSDAVs16:
case ARM::MVE_VMLSDAVs32:
case ARM::MVE_VMLSDAVs8:
case ARM::MVE_VMLSDAVxs16:
case ARM::MVE_VMLSDAVxs32:
case ARM::MVE_VMLSDAVxs8: {
// op: RdaDest
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(14);
op <<= 12;
Value |= op;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(7);
op <<= 1;
Value |= op;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 17;
Value |= op;
break;
}
case ARM::MVE_VMLADAVas16:
case ARM::MVE_VMLADAVas32:
case ARM::MVE_VMLADAVas8:
case ARM::MVE_VMLADAVau16:
case ARM::MVE_VMLADAVau32:
case ARM::MVE_VMLADAVau8:
case ARM::MVE_VMLADAVaxs16:
case ARM::MVE_VMLADAVaxs32:
case ARM::MVE_VMLADAVaxs8:
case ARM::MVE_VMLSDAVas16:
case ARM::MVE_VMLSDAVas32:
case ARM::MVE_VMLSDAVas8:
case ARM::MVE_VMLSDAVaxs16:
case ARM::MVE_VMLSDAVaxs32:
case ARM::MVE_VMLSDAVaxs8: {
// op: RdaDest
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(14);
op <<= 12;
Value |= op;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(7);
op <<= 1;
Value |= op;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(7);
op <<= 17;
Value |= op;
break;
}
case ARM::MVE_SQRSHR:
case ARM::MVE_UQRSHL: {
// op: RdaDest
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
break;
}
case ARM::MVE_SQSHL:
case ARM::MVE_SRSHR:
case ARM::MVE_UQSHL:
case ARM::MVE_URSHR: {
// op: RdaDest
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: imm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(28)) << 10;
Value |= (op & UINT64_C(3)) << 6;
break;
}
case ARM::MVE_ASRLr:
case ARM::MVE_LSLLr: {
// op: RdaLo
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(14);
op <<= 16;
Value |= op;
// op: RdaHi
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(14);
op <<= 8;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
break;
}
case ARM::MVE_SQRSHRL:
case ARM::MVE_UQRSHLL: {
// op: RdaLo
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(14);
op <<= 16;
Value |= op;
// op: RdaHi
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(14);
op <<= 8;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: sat
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(1);
op <<= 7;
Value |= op;
break;
}
case ARM::MVE_ASRLi:
case ARM::MVE_LSLLi:
case ARM::MVE_LSRL:
case ARM::MVE_SQSHLL:
case ARM::MVE_SRSHRL:
case ARM::MVE_UQSHLL:
case ARM::MVE_URSHRL: {
// op: RdaLo
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(14);
op <<= 16;
Value |= op;
// op: RdaHi
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(14);
op <<= 8;
Value |= op;
// op: imm
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
Value |= (op & UINT64_C(28)) << 10;
Value |= (op & UINT64_C(3)) << 6;
break;
}
case ARM::MVE_VMLALDAVs16:
case ARM::MVE_VMLALDAVs32:
case ARM::MVE_VMLALDAVu16:
case ARM::MVE_VMLALDAVu32:
case ARM::MVE_VMLALDAVxs16:
case ARM::MVE_VMLALDAVxs32:
case ARM::MVE_VMLSLDAVs16:
case ARM::MVE_VMLSLDAVs32:
case ARM::MVE_VMLSLDAVxs16:
case ARM::MVE_VMLSLDAVxs32:
case ARM::MVE_VRMLALDAVHs32:
case ARM::MVE_VRMLALDAVHu32:
case ARM::MVE_VRMLALDAVHxs32:
case ARM::MVE_VRMLSLDAVHs32:
case ARM::MVE_VRMLSLDAVHxs32: {
// op: RdaLoDest
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(14);
op <<= 12;
Value |= op;
// op: RdaHiDest
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(14);
op <<= 19;
Value |= op;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(7);
op <<= 1;
Value |= op;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(7);
op <<= 17;
Value |= op;
break;
}
case ARM::MVE_VMLALDAVas16:
case ARM::MVE_VMLALDAVas32:
case ARM::MVE_VMLALDAVau16:
case ARM::MVE_VMLALDAVau32:
case ARM::MVE_VMLALDAVaxs16:
case ARM::MVE_VMLALDAVaxs32:
case ARM::MVE_VMLSLDAVas16:
case ARM::MVE_VMLSLDAVas32:
case ARM::MVE_VMLSLDAVaxs16:
case ARM::MVE_VMLSLDAVaxs32:
case ARM::MVE_VRMLALDAVHas32:
case ARM::MVE_VRMLALDAVHau32:
case ARM::MVE_VRMLALDAVHaxs32:
case ARM::MVE_VRMLSLDAVHas32:
case ARM::MVE_VRMLSLDAVHaxs32: {
// op: RdaLoDest
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(14);
op <<= 12;
Value |= op;
// op: RdaHiDest
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(14);
op <<= 19;
Value |= op;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(7);
op <<= 1;
Value |= op;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(7);
op <<= 17;
Value |= op;
break;
}
case ARM::tADDrSP: {
// op: Rdn
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 4;
Value |= (op & UINT64_C(7));
break;
}
case ARM::tADDhirr: {
// op: Rdn
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 4;
Value |= (op & UINT64_C(7));
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 3;
Value |= op;
break;
}
case ARM::tADC:
case ARM::tAND:
case ARM::tASRrr:
case ARM::tBIC:
case ARM::tEOR:
case ARM::tLSLrr:
case ARM::tLSRrr:
case ARM::tORR:
case ARM::tROR:
case ARM::tSBC: {
// op: Rdn
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(7);
op <<= 3;
Value |= op;
break;
}
case ARM::tADDi8:
case ARM::tSUBi8: {
// op: Rdn
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
op <<= 8;
Value |= op;
// op: imm8
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(255);
Value |= op;
break;
}
case ARM::tBX:
case ARM::tBXNS: {
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 3;
Value |= op;
break;
}
case ARM::tCMPhir: {
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 3;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 4;
Value |= (op & UINT64_C(7));
break;
}
case ARM::tREV:
case ARM::tREV16:
case ARM::tREVSH:
case ARM::tSXTB:
case ARM::tSXTH:
case ARM::tUXTB:
case ARM::tUXTH: {
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 3;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
Value |= op;
break;
}
case ARM::tCMNz:
case ARM::tCMPr:
case ARM::tTST: {
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 3;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
Value |= op;
break;
}
case ARM::tADDspr: {
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 3;
Value |= op;
break;
}
case ARM::tADDrr:
case ARM::tSUBrr: {
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(7);
op <<= 6;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(7);
op <<= 3;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
Value |= op;
break;
}
case ARM::RFEDA:
case ARM::RFEDA_UPD:
case ARM::RFEDB:
case ARM::RFEDB_UPD:
case ARM::RFEIA:
case ARM::RFEIA_UPD:
case ARM::RFEIB:
case ARM::RFEIB_UPD:
case ARM::t2RFEDB:
case ARM::t2RFEDBW:
case ARM::t2RFEIA:
case ARM::t2RFEIAW: {
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::t2CMNzrr:
case ARM::t2CMPrr:
case ARM::t2TBB:
case ARM::t2TBH:
case ARM::t2TEQrr:
case ARM::t2TSTrr: {
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::t2CMNzrs:
case ARM::t2CMPrs:
case ARM::t2TEQrs:
case ARM::t2TSTrs: {
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: ShiftedRm
op = getT2SORegOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(3584)) << 3;
Value |= (op & UINT64_C(480)) >> 1;
Value |= (op & UINT64_C(15));
break;
}
case ARM::t2CMNri:
case ARM::t2CMPri:
case ARM::t2TEQri:
case ARM::t2TSTri: {
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: imm
op = getT2SOImmOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(2048)) << 15;
Value |= (op & UINT64_C(1792)) << 4;
Value |= (op & UINT64_C(255));
break;
}
case ARM::t2STMDB:
case ARM::t2STMIA: {
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: regs
op = getRegisterListOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(16384));
Value |= (op & UINT64_C(8191));
break;
}
case ARM::t2LDMDB:
case ARM::t2LDMIA: {
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: regs
op = getRegisterListOpValue(MI, 3, Fixups, STI);
op &= UINT64_C(65535);
Value |= op;
break;
}
case ARM::tCMPi8: {
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
op <<= 8;
Value |= op;
// op: imm8
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(255);
Value |= op;
break;
}
case ARM::tLDMIA: {
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
op <<= 8;
Value |= op;
// op: regs
op = getRegisterListOpValue(MI, 3, Fixups, STI);
op &= UINT64_C(255);
Value |= op;
break;
}
case ARM::MVE_DLSTP_16:
case ARM::MVE_DLSTP_32:
case ARM::MVE_DLSTP_64:
case ARM::MVE_DLSTP_8:
case ARM::MVE_VCTP16:
case ARM::MVE_VCTP32:
case ARM::MVE_VCTP64:
case ARM::MVE_VCTP8:
case ARM::t2DLS: {
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::t2TT:
case ARM::t2TTA:
case ARM::t2TTAT:
case ARM::t2TTT: {
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
break;
}
case ARM::MVE_WLSTP_16:
case ARM::MVE_WLSTP_32:
case ARM::MVE_WLSTP_64:
case ARM::MVE_WLSTP_8:
case ARM::t2WLS: {
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: label
op = getBFTargetOpValue<false, ARM::fixup_wls>(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(1)) << 11;
Value |= (op & UINT64_C(2046));
break;
}
case ARM::t2STMDB_UPD:
case ARM::t2STMIA_UPD: {
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: regs
op = getRegisterListOpValue(MI, 4, Fixups, STI);
Value |= (op & UINT64_C(16384));
Value |= (op & UINT64_C(8191));
break;
}
case ARM::t2LDMDB_UPD:
case ARM::t2LDMIA_UPD: {
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: regs
op = getRegisterListOpValue(MI, 4, Fixups, STI);
op &= UINT64_C(65535);
Value |= op;
break;
}
case ARM::tSTMIA_UPD: {
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 8;
Value |= op;
// op: regs
op = getRegisterListOpValue(MI, 4, Fixups, STI);
op &= UINT64_C(255);
Value |= op;
break;
}
case ARM::MVE_VMOV_rr_q: {
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: Rt2
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: idx2
op = getMVEPairVectorIndexOpValue<0>(MI, 4, Fixups, STI);
op &= UINT64_C(1);
op <<= 4;
Value |= op;
break;
}
case ARM::t2LDRB_POST:
case ARM::t2LDRH_POST:
case ARM::t2LDRSB_POST:
case ARM::t2LDRSH_POST:
case ARM::t2LDR_POST: {
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: offset
op = getT2AddrModeImm8OffsetOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(256)) << 1;
Value |= (op & UINT64_C(255));
break;
}
case ARM::MRRC2:
case ARM::t2MRRC:
case ARM::t2MRRC2: {
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rt2
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: cop
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: opc1
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 4;
Value |= op;
// op: CRm
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::t2LDRD_POST: {
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rt2
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: addr
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: imm
op = getT2ScaledImmOpValue<8,2>(MI, 4, Fixups, STI);
Value |= (op & UINT64_C(256)) << 15;
Value |= (op & UINT64_C(255));
break;
}
case ARM::t2LDRDi8:
case ARM::t2STRDi8: {
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rt2
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: addr
op = getT2AddrModeImm8s4OpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(256)) << 15;
Value |= (op & UINT64_C(7680)) << 7;
Value |= (op & UINT64_C(255));
break;
}
case ARM::t2LDRD_PRE: {
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rt2
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: addr
op = getT2AddrModeImm8s4OpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(256)) << 15;
Value |= (op & UINT64_C(7680)) << 7;
Value |= (op & UINT64_C(255));
break;
}
case ARM::t2LDRBi12:
case ARM::t2LDRHi12:
case ARM::t2LDRSBi12:
case ARM::t2LDRSHi12:
case ARM::t2LDRi12:
case ARM::t2STRBi12:
case ARM::t2STRHi12:
case ARM::t2STRi12: {
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: addr
op = getAddrModeImm12OpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(122880)) << 3;
Value |= (op & UINT64_C(4095));
break;
}
case ARM::t2LDRBpci:
case ARM::t2LDRHpci:
case ARM::t2LDRSBpci:
case ARM::t2LDRSHpci:
case ARM::t2LDRpci: {
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: addr
op = getAddrModeImm12OpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(4096)) << 11;
Value |= (op & UINT64_C(4095));
break;
}
case ARM::t2LDA:
case ARM::t2LDAB:
case ARM::t2LDAEX:
case ARM::t2LDAH:
case ARM::t2STL:
case ARM::t2STLB:
case ARM::t2STLH: {
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: addr
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::t2LDREX: {
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: addr
op = getT2AddrModeImm0_1020s4OpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(3840)) << 8;
Value |= (op & UINT64_C(255));
break;
}
case ARM::t2LDRBT:
case ARM::t2LDRHT:
case ARM::t2LDRSBT:
case ARM::t2LDRSHT:
case ARM::t2LDRT:
case ARM::t2STRBT:
case ARM::t2STRHT:
case ARM::t2STRT: {
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: addr
op = getT2AddrModeImmOpValue<8,0>(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(7680)) << 7;
Value |= (op & UINT64_C(255));
break;
}
case ARM::t2LDRBi8:
case ARM::t2LDRHi8:
case ARM::t2LDRSBi8:
case ARM::t2LDRSHi8:
case ARM::t2LDRi8:
case ARM::t2STRBi8:
case ARM::t2STRHi8:
case ARM::t2STRi8: {
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: addr
op = getT2AddrModeImmOpValue<8,0>(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(7680)) << 7;
Value |= (op & UINT64_C(256)) << 1;
Value |= (op & UINT64_C(255));
break;
}
case ARM::t2LDRB_PRE:
case ARM::t2LDRH_PRE:
case ARM::t2LDRSB_PRE:
case ARM::t2LDRSH_PRE:
case ARM::t2LDR_PRE: {
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: addr
op = getT2AddrModeImmOpValue<8,0>(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(7680)) << 7;
Value |= (op & UINT64_C(256)) << 1;
Value |= (op & UINT64_C(255));
break;
}
case ARM::t2LDRBs:
case ARM::t2LDRHs:
case ARM::t2LDRSBs:
case ARM::t2LDRSHs:
case ARM::t2LDRs:
case ARM::t2STRBs:
case ARM::t2STRHs:
case ARM::t2STRs: {
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: addr
op = getT2AddrModeSORegOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(960)) << 10;
Value |= (op & UINT64_C(3)) << 4;
Value |= (op & UINT64_C(60)) >> 2;
break;
}
case ARM::MRC2:
case ARM::t2MRC:
case ARM::t2MRC2: {
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: cop
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: opc1
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(7);
op <<= 21;
Value |= op;
// op: opc2
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(7);
op <<= 5;
Value |= op;
// op: CRm
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: CRn
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::tLDRBi:
case ARM::tLDRHi:
case ARM::tLDRi:
case ARM::tSTRBi:
case ARM::tSTRHi:
case ARM::tSTRi: {
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
Value |= op;
// op: addr
op = getAddrModeISOpValue(MI, 1, Fixups, STI);
op &= UINT64_C(255);
op <<= 3;
Value |= op;
break;
}
case ARM::tLDRBr:
case ARM::tLDRHr:
case ARM::tLDRSB:
case ARM::tLDRSH:
case ARM::tLDRr:
case ARM::tSTRBr:
case ARM::tSTRHr:
case ARM::tSTRr: {
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
Value |= op;
// op: addr
op = getThumbAddrModeRegRegOpValue(MI, 1, Fixups, STI);
op &= UINT64_C(63);
op <<= 3;
Value |= op;
break;
}
case ARM::tLDRpci: {
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
op <<= 8;
Value |= op;
// op: addr
op = getAddrModePCOpValue(MI, 1, Fixups, STI);
op &= UINT64_C(255);
Value |= op;
break;
}
case ARM::tLDRspi:
case ARM::tSTRspi: {
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
op <<= 8;
Value |= op;
// op: addr
op = getAddrModeThumbSPOpValue(MI, 1, Fixups, STI);
op &= UINT64_C(255);
Value |= op;
break;
}
case ARM::t2STRB_POST:
case ARM::t2STRH_POST:
case ARM::t2STR_POST: {
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: offset
op = getT2AddrModeImm8OffsetOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(256)) << 1;
Value |= (op & UINT64_C(255));
break;
}
case ARM::t2STRD_POST: {
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rt2
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: addr
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: imm
op = getT2ScaledImmOpValue<8,2>(MI, 4, Fixups, STI);
Value |= (op & UINT64_C(256)) << 15;
Value |= (op & UINT64_C(255));
break;
}
case ARM::t2STRD_PRE: {
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rt2
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: addr
op = getT2AddrModeImm8s4OpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(256)) << 15;
Value |= (op & UINT64_C(7680)) << 7;
Value |= (op & UINT64_C(255));
break;
}
case ARM::t2STRB_PRE:
case ARM::t2STRH_PRE:
case ARM::t2STR_PRE: {
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: addr
op = getT2AddrModeImmOpValue<8,0>(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(7680)) << 7;
Value |= (op & UINT64_C(256)) << 1;
Value |= (op & UINT64_C(255));
break;
}
case ARM::MVE_VMOV_q_rr: {
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: Rt2
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: idx2
op = getMVEPairVectorIndexOpValue<0>(MI, 5, Fixups, STI);
op &= UINT64_C(1);
op <<= 4;
Value |= op;
break;
}
case ARM::MCRR2:
case ARM::t2MCRR:
case ARM::t2MCRR2: {
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rt2
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: cop
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: opc1
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 4;
Value |= op;
// op: CRm
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::MCR2:
case ARM::t2MCR:
case ARM::t2MCR2: {
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: cop
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: opc1
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 21;
Value |= op;
// op: opc2
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(7);
op <<= 5;
Value |= op;
// op: CRm
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: CRn
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::t2MSR_M: {
// op: SYSm
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(3072));
Value |= (op & UINT64_C(255));
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::VCVTASD:
case ARM::VCVTAUD:
case ARM::VCVTMSD:
case ARM::VCVTMUD:
case ARM::VCVTNSD:
case ARM::VCVTNUD:
case ARM::VCVTPSD:
case ARM::VCVTPUD: {
// op: Sd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(1)) << 22;
Value |= (op & UINT64_C(30)) << 11;
// op: Dm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
break;
}
case ARM::VCVTASH:
case ARM::VCVTASS:
case ARM::VCVTAUH:
case ARM::VCVTAUS:
case ARM::VCVTMSH:
case ARM::VCVTMSS:
case ARM::VCVTMUH:
case ARM::VCVTMUS:
case ARM::VCVTNSH:
case ARM::VCVTNSS:
case ARM::VCVTNUH:
case ARM::VCVTNUS:
case ARM::VCVTPSH:
case ARM::VCVTPSS:
case ARM::VCVTPUH:
case ARM::VCVTPUS:
case ARM::VINSH:
case ARM::VMOVH:
case ARM::VRINTAH:
case ARM::VRINTAS:
case ARM::VRINTMH:
case ARM::VRINTMS:
case ARM::VRINTNH:
case ARM::VRINTNS:
case ARM::VRINTPH:
case ARM::VRINTPS: {
// op: Sd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(1)) << 22;
Value |= (op & UINT64_C(30)) << 11;
// op: Sm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(1)) << 5;
Value |= (op & UINT64_C(30)) >> 1;
break;
}
case ARM::VFP_VMAXNMH:
case ARM::VFP_VMAXNMS:
case ARM::VFP_VMINNMH:
case ARM::VFP_VMINNMS:
case ARM::VSELEQH:
case ARM::VSELEQS:
case ARM::VSELGEH:
case ARM::VSELGES:
case ARM::VSELGTH:
case ARM::VSELGTS:
case ARM::VSELVSH:
case ARM::VSELVSS: {
// op: Sd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(1)) << 22;
Value |= (op & UINT64_C(30)) << 11;
// op: Sn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(30)) << 15;
Value |= (op & UINT64_C(1)) << 7;
// op: Sm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(1)) << 5;
Value |= (op & UINT64_C(30)) >> 1;
break;
}
case ARM::VDUP16d:
case ARM::VDUP16q:
case ARM::VDUP32d:
case ARM::VDUP32q:
case ARM::VDUP8d:
case ARM::VDUP8q: {
// op: V
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: R
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
Value = NEONThumb2DupPostEncoder(MI, Value, STI);
break;
}
case ARM::VSETLNi16: {
// op: V
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: R
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(2)) << 20;
Value |= (op & UINT64_C(1)) << 6;
Value = NEONThumb2DupPostEncoder(MI, Value, STI);
break;
}
case ARM::VSETLNi8: {
// op: V
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: R
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(4)) << 19;
Value |= (op & UINT64_C(3)) << 5;
Value = NEONThumb2DupPostEncoder(MI, Value, STI);
break;
}
case ARM::VSETLNi32: {
// op: V
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: R
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(1);
op <<= 21;
Value |= op;
Value = NEONThumb2DupPostEncoder(MI, Value, STI);
break;
}
case ARM::VGETLNs16:
case ARM::VGETLNu16: {
// op: V
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: R
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(2)) << 20;
Value |= (op & UINT64_C(1)) << 6;
Value = NEONThumb2DupPostEncoder(MI, Value, STI);
break;
}
case ARM::VGETLNs8:
case ARM::VGETLNu8: {
// op: V
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: R
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(4)) << 19;
Value |= (op & UINT64_C(3)) << 5;
Value = NEONThumb2DupPostEncoder(MI, Value, STI);
break;
}
case ARM::VGETLNi32: {
// op: V
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: R
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(1);
op <<= 21;
Value |= op;
Value = NEONThumb2DupPostEncoder(MI, Value, STI);
break;
}
case ARM::MVE_VST20_16:
case ARM::MVE_VST20_32:
case ARM::MVE_VST20_8:
case ARM::MVE_VST21_16:
case ARM::MVE_VST21_32:
case ARM::MVE_VST21_8:
case ARM::MVE_VST40_16:
case ARM::MVE_VST40_32:
case ARM::MVE_VST40_8:
case ARM::MVE_VST41_16:
case ARM::MVE_VST41_32:
case ARM::MVE_VST41_8:
case ARM::MVE_VST42_16:
case ARM::MVE_VST42_32:
case ARM::MVE_VST42_8:
case ARM::MVE_VST43_16:
case ARM::MVE_VST43_32:
case ARM::MVE_VST43_8: {
// op: VQd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
op <<= 13;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::MVE_VLD20_16:
case ARM::MVE_VLD20_32:
case ARM::MVE_VLD20_8:
case ARM::MVE_VLD21_16:
case ARM::MVE_VLD21_32:
case ARM::MVE_VLD21_8:
case ARM::MVE_VLD40_16:
case ARM::MVE_VLD40_32:
case ARM::MVE_VLD40_8:
case ARM::MVE_VLD41_16:
case ARM::MVE_VLD41_32:
case ARM::MVE_VLD41_8:
case ARM::MVE_VLD42_16:
case ARM::MVE_VLD42_32:
case ARM::MVE_VLD42_8:
case ARM::MVE_VLD43_16:
case ARM::MVE_VLD43_32:
case ARM::MVE_VLD43_8: {
// op: VQd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
op <<= 13;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::MVE_VLD20_16_wb:
case ARM::MVE_VLD20_32_wb:
case ARM::MVE_VLD20_8_wb:
case ARM::MVE_VLD21_16_wb:
case ARM::MVE_VLD21_32_wb:
case ARM::MVE_VLD21_8_wb:
case ARM::MVE_VLD40_16_wb:
case ARM::MVE_VLD40_32_wb:
case ARM::MVE_VLD40_8_wb:
case ARM::MVE_VLD41_16_wb:
case ARM::MVE_VLD41_32_wb:
case ARM::MVE_VLD41_8_wb:
case ARM::MVE_VLD42_16_wb:
case ARM::MVE_VLD42_32_wb:
case ARM::MVE_VLD42_8_wb:
case ARM::MVE_VLD43_16_wb:
case ARM::MVE_VLD43_32_wb:
case ARM::MVE_VLD43_8_wb: {
// op: VQd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
op <<= 13;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::MVE_VST20_16_wb:
case ARM::MVE_VST20_32_wb:
case ARM::MVE_VST20_8_wb:
case ARM::MVE_VST21_16_wb:
case ARM::MVE_VST21_32_wb:
case ARM::MVE_VST21_8_wb:
case ARM::MVE_VST40_16_wb:
case ARM::MVE_VST40_32_wb:
case ARM::MVE_VST40_8_wb:
case ARM::MVE_VST41_16_wb:
case ARM::MVE_VST41_32_wb:
case ARM::MVE_VST41_8_wb:
case ARM::MVE_VST42_16_wb:
case ARM::MVE_VST42_32_wb:
case ARM::MVE_VST42_8_wb:
case ARM::MVE_VST43_16_wb:
case ARM::MVE_VST43_32_wb:
case ARM::MVE_VST43_8_wb: {
// op: VQd
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 13;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::VLD1d16:
case ARM::VLD1d16T:
case ARM::VLD1d32:
case ARM::VLD1d32T:
case ARM::VLD1d64:
case ARM::VLD1d64T:
case ARM::VLD1d8:
case ARM::VLD1d8T: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD1LNd16: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(48));
// op: lane
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(3);
op <<= 6;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD1d16Q:
case ARM::VLD1d32Q:
case ARM::VLD1d64Q:
case ARM::VLD1d8Q:
case ARM::VLD1q16:
case ARM::VLD1q32:
case ARM::VLD1q64:
case ARM::VLD1q8:
case ARM::VLD2b16:
case ARM::VLD2b32:
case ARM::VLD2b8:
case ARM::VLD2d16:
case ARM::VLD2d32:
case ARM::VLD2d8:
case ARM::VLD2q16:
case ARM::VLD2q32:
case ARM::VLD2q8: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(48));
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD1LNd8: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 1, Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(7);
op <<= 5;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD1LNd32_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(16));
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 4, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
op &= UINT64_C(1);
op <<= 7;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD1LNd16_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 4, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
op &= UINT64_C(3);
op <<= 6;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD1d16Twb_register:
case ARM::VLD1d16wb_register:
case ARM::VLD1d32Twb_register:
case ARM::VLD1d32wb_register:
case ARM::VLD1d64Twb_register:
case ARM::VLD1d64wb_register:
case ARM::VLD1d8Twb_register:
case ARM::VLD1d8wb_register: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD2LNd32:
case ARM::VLD2LNq32: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: lane
op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
op &= UINT64_C(1);
op <<= 7;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD2LNd16:
case ARM::VLD2LNq16: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: lane
op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
op &= UINT64_C(3);
op <<= 6;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD2LNd8: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: lane
op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
op &= UINT64_C(7);
op <<= 5;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD1d16Twb_fixed:
case ARM::VLD1d16wb_fixed:
case ARM::VLD1d32Twb_fixed:
case ARM::VLD1d32wb_fixed:
case ARM::VLD1d64Twb_fixed:
case ARM::VLD1d64wb_fixed:
case ARM::VLD1d8Twb_fixed:
case ARM::VLD1d8wb_fixed: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD1d16Qwb_register:
case ARM::VLD1d32Qwb_register:
case ARM::VLD1d64Qwb_register:
case ARM::VLD1d8Qwb_register:
case ARM::VLD1q16wb_register:
case ARM::VLD1q32wb_register:
case ARM::VLD1q64wb_register:
case ARM::VLD1q8wb_register:
case ARM::VLD2b16wb_register:
case ARM::VLD2b32wb_register:
case ARM::VLD2b8wb_register:
case ARM::VLD2d16wb_register:
case ARM::VLD2d32wb_register:
case ARM::VLD2d8wb_register:
case ARM::VLD2q16wb_register:
case ARM::VLD2q32wb_register:
case ARM::VLD2q8wb_register: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(48));
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD1d16Qwb_fixed:
case ARM::VLD1d32Qwb_fixed:
case ARM::VLD1d64Qwb_fixed:
case ARM::VLD1d8Qwb_fixed:
case ARM::VLD1q16wb_fixed:
case ARM::VLD1q32wb_fixed:
case ARM::VLD1q64wb_fixed:
case ARM::VLD1q8wb_fixed:
case ARM::VLD2b16wb_fixed:
case ARM::VLD2b32wb_fixed:
case ARM::VLD2b8wb_fixed:
case ARM::VLD2d16wb_fixed:
case ARM::VLD2d32wb_fixed:
case ARM::VLD2d8wb_fixed:
case ARM::VLD2q16wb_fixed:
case ARM::VLD2q32wb_fixed:
case ARM::VLD2q8wb_fixed: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(48));
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD1LNd8_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 2, Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 4, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
op &= UINT64_C(7);
op <<= 5;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD2LNd32_UPD:
case ARM::VLD2LNq32_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 5, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
op &= UINT64_C(1);
op <<= 7;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD2LNd16_UPD:
case ARM::VLD2LNq16_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 5, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
op &= UINT64_C(3);
op <<= 6;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD2LNd8_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 5, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
op &= UINT64_C(7);
op <<= 5;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD3d16:
case ARM::VLD3d32:
case ARM::VLD3d8:
case ARM::VLD3q16:
case ARM::VLD3q32:
case ARM::VLD3q8: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD3LNd32:
case ARM::VLD3LNq32: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 3, Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
op &= UINT64_C(1);
op <<= 7;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD3LNd16:
case ARM::VLD3LNq16: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 3, Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
op &= UINT64_C(3);
op <<= 6;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD3LNd8: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 3, Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
op &= UINT64_C(7);
op <<= 5;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD3d16_UPD:
case ARM::VLD3d32_UPD:
case ARM::VLD3d8_UPD:
case ARM::VLD3q16_UPD:
case ARM::VLD3q32_UPD:
case ARM::VLD3q8_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 4, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 6, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD4LNd16:
case ARM::VLD4LNq16: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 4, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: lane
op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
op &= UINT64_C(3);
op <<= 6;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD4LNd8: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 4, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: lane
op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
op &= UINT64_C(7);
op <<= 5;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD4LNd32:
case ARM::VLD4LNq32: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 4, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(48));
// op: lane
op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
op &= UINT64_C(1);
op <<= 7;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD4d16:
case ARM::VLD4d32:
case ARM::VLD4d8:
case ARM::VLD4q16:
case ARM::VLD4q32:
case ARM::VLD4q8: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 4, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(48));
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD3LNd32_UPD:
case ARM::VLD3LNq32_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 4, Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 6, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
op &= UINT64_C(1);
op <<= 7;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD3LNd16_UPD:
case ARM::VLD3LNq16_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 4, Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 6, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
op &= UINT64_C(3);
op <<= 6;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD3LNd8_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 4, Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 6, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
op &= UINT64_C(7);
op <<= 5;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD4LNd16_UPD:
case ARM::VLD4LNq16_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 5, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 7, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
op &= UINT64_C(3);
op <<= 6;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD4LNd8_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 5, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 7, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
op &= UINT64_C(7);
op <<= 5;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD4LNd32_UPD:
case ARM::VLD4LNq32_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 5, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(48));
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 7, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
op &= UINT64_C(1);
op <<= 7;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD4d16_UPD:
case ARM::VLD4d32_UPD:
case ARM::VLD4d8_UPD:
case ARM::VLD4q16_UPD:
case ARM::VLD4q32_UPD:
case ARM::VLD4q8_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 5, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(48));
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 7, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD1DUPd16:
case ARM::VLD1DUPd32:
case ARM::VLD1DUPd8:
case ARM::VLD1DUPq16:
case ARM::VLD1DUPq32:
case ARM::VLD1DUPq8:
case ARM::VLD2DUPd16:
case ARM::VLD2DUPd16x2:
case ARM::VLD2DUPd32:
case ARM::VLD2DUPd32x2:
case ARM::VLD2DUPd8:
case ARM::VLD2DUPd8x2: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6DupAddressOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD1DUPd16wb_register:
case ARM::VLD1DUPd32wb_register:
case ARM::VLD1DUPd8wb_register:
case ARM::VLD1DUPq16wb_register:
case ARM::VLD1DUPq32wb_register:
case ARM::VLD1DUPq8wb_register:
case ARM::VLD2DUPd16wb_register:
case ARM::VLD2DUPd16x2wb_register:
case ARM::VLD2DUPd32wb_register:
case ARM::VLD2DUPd32x2wb_register:
case ARM::VLD2DUPd8wb_register:
case ARM::VLD2DUPd8x2wb_register: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6DupAddressOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD1DUPd16wb_fixed:
case ARM::VLD1DUPd32wb_fixed:
case ARM::VLD1DUPd8wb_fixed:
case ARM::VLD1DUPq16wb_fixed:
case ARM::VLD1DUPq32wb_fixed:
case ARM::VLD1DUPq8wb_fixed:
case ARM::VLD2DUPd16wb_fixed:
case ARM::VLD2DUPd16x2wb_fixed:
case ARM::VLD2DUPd32wb_fixed:
case ARM::VLD2DUPd32x2wb_fixed:
case ARM::VLD2DUPd8wb_fixed:
case ARM::VLD2DUPd8x2wb_fixed: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6DupAddressOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD3DUPd16:
case ARM::VLD3DUPd32:
case ARM::VLD3DUPd8:
case ARM::VLD3DUPq16:
case ARM::VLD3DUPq32:
case ARM::VLD3DUPq8: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6DupAddressOpValue(MI, 3, Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD4DUPd16:
case ARM::VLD4DUPd8:
case ARM::VLD4DUPq16:
case ARM::VLD4DUPq8: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6DupAddressOpValue(MI, 4, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD4DUPd32:
case ARM::VLD4DUPq32: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6DupAddressOpValue(MI, 4, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(32)) << 1;
Value |= (op & UINT64_C(16));
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD3DUPd16_UPD:
case ARM::VLD3DUPd32_UPD:
case ARM::VLD3DUPd8_UPD:
case ARM::VLD3DUPq16_UPD:
case ARM::VLD3DUPq32_UPD:
case ARM::VLD3DUPq8_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6DupAddressOpValue(MI, 4, Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 6, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD4DUPd16_UPD:
case ARM::VLD4DUPd8_UPD:
case ARM::VLD4DUPq16_UPD:
case ARM::VLD4DUPq8_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6DupAddressOpValue(MI, 5, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 7, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD4DUPd32_UPD:
case ARM::VLD4DUPq32_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6DupAddressOpValue(MI, 5, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(32)) << 1;
Value |= (op & UINT64_C(16));
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 7, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VLD1LNd32: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6OneLane32AddressOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(48));
// op: lane
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(1);
op <<= 7;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VMOVv16i8:
case ARM::VMOVv1i64:
case ARM::VMOVv2f32:
case ARM::VMOVv2i64:
case ARM::VMOVv4f32:
case ARM::VMOVv8i8: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: SIMM
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(128)) << 17;
Value |= (op & UINT64_C(112)) << 12;
Value |= (op & UINT64_C(15));
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VBICiv2i32:
case ARM::VBICiv4i32:
case ARM::VORRiv2i32:
case ARM::VORRiv4i32: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: SIMM
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(128)) << 17;
Value |= (op & UINT64_C(112)) << 12;
Value |= (op & UINT64_C(1536));
Value |= (op & UINT64_C(15));
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VMOVv2i32:
case ARM::VMOVv4i32:
case ARM::VMVNv2i32:
case ARM::VMVNv4i32: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: SIMM
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(128)) << 17;
Value |= (op & UINT64_C(112)) << 12;
Value |= (op & UINT64_C(3840));
Value |= (op & UINT64_C(15));
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VBICiv4i16:
case ARM::VBICiv8i16:
case ARM::VMOVv4i16:
case ARM::VMOVv8i16:
case ARM::VMVNv4i16:
case ARM::VMVNv8i16:
case ARM::VORRiv4i16:
case ARM::VORRiv8i16: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: SIMM
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(128)) << 17;
Value |= (op & UINT64_C(112)) << 12;
Value |= (op & UINT64_C(512));
Value |= (op & UINT64_C(15));
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VQSHLsiv4i16:
case ARM::VQSHLsiv8i16:
case ARM::VQSHLsuv4i16:
case ARM::VQSHLsuv8i16:
case ARM::VQSHLuiv4i16:
case ARM::VQSHLuiv8i16:
case ARM::VSHLLsv4i32:
case ARM::VSHLLuv4i32:
case ARM::VSHLiv4i16:
case ARM::VSHLiv8i16: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: SIMM
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VQSHLsiv2i32:
case ARM::VQSHLsiv4i32:
case ARM::VQSHLsuv2i32:
case ARM::VQSHLsuv4i32:
case ARM::VQSHLuiv2i32:
case ARM::VQSHLuiv4i32:
case ARM::VSHLLsv2i64:
case ARM::VSHLLuv2i64:
case ARM::VSHLiv2i32:
case ARM::VSHLiv4i32: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: SIMM
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(31);
op <<= 16;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VQSHLsiv1i64:
case ARM::VQSHLsiv2i64:
case ARM::VQSHLsuv1i64:
case ARM::VQSHLsuv2i64:
case ARM::VQSHLuiv1i64:
case ARM::VQSHLuiv2i64:
case ARM::VSHLiv1i64:
case ARM::VSHLiv2i64: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: SIMM
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(63);
op <<= 16;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VQSHLsiv16i8:
case ARM::VQSHLsiv8i8:
case ARM::VQSHLsuv16i8:
case ARM::VQSHLsuv8i8:
case ARM::VQSHLuiv16i8:
case ARM::VQSHLuiv8i8:
case ARM::VSHLLsv8i16:
case ARM::VSHLLuv8i16:
case ARM::VSHLiv16i8:
case ARM::VSHLiv8i8: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: SIMM
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(7);
op <<= 16;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VCVTf2xsd:
case ARM::VCVTf2xsq:
case ARM::VCVTf2xud:
case ARM::VCVTf2xuq:
case ARM::VCVTh2xsd:
case ARM::VCVTh2xsq:
case ARM::VCVTh2xud:
case ARM::VCVTh2xuq:
case ARM::VCVTxs2fd:
case ARM::VCVTxs2fq:
case ARM::VCVTxs2hd:
case ARM::VCVTxs2hq:
case ARM::VCVTxu2fd:
case ARM::VCVTxu2fq:
case ARM::VCVTxu2hd:
case ARM::VCVTxu2hq: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: SIMM
op = getNEONVcvtImm32OpValue(MI, 2, Fixups, STI);
op &= UINT64_C(63);
op <<= 16;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VQRSHRNsv4i16:
case ARM::VQRSHRNuv4i16:
case ARM::VQRSHRUNv4i16:
case ARM::VQSHRNsv4i16:
case ARM::VQSHRNuv4i16:
case ARM::VQSHRUNv4i16:
case ARM::VRSHRNv4i16:
case ARM::VRSHRsv4i16:
case ARM::VRSHRsv8i16:
case ARM::VRSHRuv4i16:
case ARM::VRSHRuv8i16:
case ARM::VSHRNv4i16:
case ARM::VSHRsv4i16:
case ARM::VSHRsv8i16:
case ARM::VSHRuv4i16:
case ARM::VSHRuv8i16: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: SIMM
op = getShiftRight16Imm(MI, 2, Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VQRSHRNsv2i32:
case ARM::VQRSHRNuv2i32:
case ARM::VQRSHRUNv2i32:
case ARM::VQSHRNsv2i32:
case ARM::VQSHRNuv2i32:
case ARM::VQSHRUNv2i32:
case ARM::VRSHRNv2i32:
case ARM::VRSHRsv2i32:
case ARM::VRSHRsv4i32:
case ARM::VRSHRuv2i32:
case ARM::VRSHRuv4i32:
case ARM::VSHRNv2i32:
case ARM::VSHRsv2i32:
case ARM::VSHRsv4i32:
case ARM::VSHRuv2i32:
case ARM::VSHRuv4i32: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: SIMM
op = getShiftRight32Imm(MI, 2, Fixups, STI);
op &= UINT64_C(31);
op <<= 16;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VRSHRsv1i64:
case ARM::VRSHRsv2i64:
case ARM::VRSHRuv1i64:
case ARM::VRSHRuv2i64:
case ARM::VSHRsv1i64:
case ARM::VSHRsv2i64:
case ARM::VSHRuv1i64:
case ARM::VSHRuv2i64: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: SIMM
op = getShiftRight64Imm(MI, 2, Fixups, STI);
op &= UINT64_C(63);
op <<= 16;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VQRSHRNsv8i8:
case ARM::VQRSHRNuv8i8:
case ARM::VQRSHRUNv8i8:
case ARM::VQSHRNsv8i8:
case ARM::VQSHRNuv8i8:
case ARM::VQSHRUNv8i8:
case ARM::VRSHRNv8i8:
case ARM::VRSHRsv16i8:
case ARM::VRSHRsv8i8:
case ARM::VRSHRuv16i8:
case ARM::VRSHRuv8i8:
case ARM::VSHRNv8i8:
case ARM::VSHRsv16i8:
case ARM::VSHRsv8i8:
case ARM::VSHRuv16i8:
case ARM::VSHRuv8i8: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: SIMM
op = getShiftRight8Imm(MI, 2, Fixups, STI);
op &= UINT64_C(7);
op <<= 16;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VDUPLN32d:
case ARM::VDUPLN32q: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: lane
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(1);
op <<= 19;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VDUPLN16d:
case ARM::VDUPLN16q: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: lane
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(3);
op <<= 18;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VDUPLN8d:
case ARM::VDUPLN8q: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: lane
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(7);
op <<= 17;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::AESIMC:
case ARM::AESMC:
case ARM::SHA1H:
case ARM::VABSfd:
case ARM::VABSfq:
case ARM::VABShd:
case ARM::VABShq:
case ARM::VABSv16i8:
case ARM::VABSv2i32:
case ARM::VABSv4i16:
case ARM::VABSv4i32:
case ARM::VABSv8i16:
case ARM::VABSv8i8:
case ARM::VCEQzv16i8:
case ARM::VCEQzv2f32:
case ARM::VCEQzv2i32:
case ARM::VCEQzv4f16:
case ARM::VCEQzv4f32:
case ARM::VCEQzv4i16:
case ARM::VCEQzv4i32:
case ARM::VCEQzv8f16:
case ARM::VCEQzv8i16:
case ARM::VCEQzv8i8:
case ARM::VCGEzv16i8:
case ARM::VCGEzv2f32:
case ARM::VCGEzv2i32:
case ARM::VCGEzv4f16:
case ARM::VCGEzv4f32:
case ARM::VCGEzv4i16:
case ARM::VCGEzv4i32:
case ARM::VCGEzv8f16:
case ARM::VCGEzv8i16:
case ARM::VCGEzv8i8:
case ARM::VCGTzv16i8:
case ARM::VCGTzv2f32:
case ARM::VCGTzv2i32:
case ARM::VCGTzv4f16:
case ARM::VCGTzv4f32:
case ARM::VCGTzv4i16:
case ARM::VCGTzv4i32:
case ARM::VCGTzv8f16:
case ARM::VCGTzv8i16:
case ARM::VCGTzv8i8:
case ARM::VCLEzv16i8:
case ARM::VCLEzv2f32:
case ARM::VCLEzv2i32:
case ARM::VCLEzv4f16:
case ARM::VCLEzv4f32:
case ARM::VCLEzv4i16:
case ARM::VCLEzv4i32:
case ARM::VCLEzv8f16:
case ARM::VCLEzv8i16:
case ARM::VCLEzv8i8:
case ARM::VCLSv16i8:
case ARM::VCLSv2i32:
case ARM::VCLSv4i16:
case ARM::VCLSv4i32:
case ARM::VCLSv8i16:
case ARM::VCLSv8i8:
case ARM::VCLTzv16i8:
case ARM::VCLTzv2f32:
case ARM::VCLTzv2i32:
case ARM::VCLTzv4f16:
case ARM::VCLTzv4f32:
case ARM::VCLTzv4i16:
case ARM::VCLTzv4i32:
case ARM::VCLTzv8f16:
case ARM::VCLTzv8i16:
case ARM::VCLTzv8i8:
case ARM::VCLZv16i8:
case ARM::VCLZv2i32:
case ARM::VCLZv4i16:
case ARM::VCLZv4i32:
case ARM::VCLZv8i16:
case ARM::VCLZv8i8:
case ARM::VCNTd:
case ARM::VCNTq:
case ARM::VCVTf2h:
case ARM::VCVTf2sd:
case ARM::VCVTf2sq:
case ARM::VCVTf2ud:
case ARM::VCVTf2uq:
case ARM::VCVTh2f:
case ARM::VCVTh2sd:
case ARM::VCVTh2sq:
case ARM::VCVTh2ud:
case ARM::VCVTh2uq:
case ARM::VCVTs2fd:
case ARM::VCVTs2fq:
case ARM::VCVTs2hd:
case ARM::VCVTs2hq:
case ARM::VCVTu2fd:
case ARM::VCVTu2fq:
case ARM::VCVTu2hd:
case ARM::VCVTu2hq:
case ARM::VMOVLsv2i64:
case ARM::VMOVLsv4i32:
case ARM::VMOVLsv8i16:
case ARM::VMOVLuv2i64:
case ARM::VMOVLuv4i32:
case ARM::VMOVLuv8i16:
case ARM::VMOVNv2i32:
case ARM::VMOVNv4i16:
case ARM::VMOVNv8i8:
case ARM::VMVNd:
case ARM::VMVNq:
case ARM::VNEGf32q:
case ARM::VNEGfd:
case ARM::VNEGhd:
case ARM::VNEGhq:
case ARM::VNEGs16d:
case ARM::VNEGs16q:
case ARM::VNEGs32d:
case ARM::VNEGs32q:
case ARM::VNEGs8d:
case ARM::VNEGs8q:
case ARM::VPADDLsv16i8:
case ARM::VPADDLsv2i32:
case ARM::VPADDLsv4i16:
case ARM::VPADDLsv4i32:
case ARM::VPADDLsv8i16:
case ARM::VPADDLsv8i8:
case ARM::VPADDLuv16i8:
case ARM::VPADDLuv2i32:
case ARM::VPADDLuv4i16:
case ARM::VPADDLuv4i32:
case ARM::VPADDLuv8i16:
case ARM::VPADDLuv8i8:
case ARM::VQABSv16i8:
case ARM::VQABSv2i32:
case ARM::VQABSv4i16:
case ARM::VQABSv4i32:
case ARM::VQABSv8i16:
case ARM::VQABSv8i8:
case ARM::VQMOVNsuv2i32:
case ARM::VQMOVNsuv4i16:
case ARM::VQMOVNsuv8i8:
case ARM::VQMOVNsv2i32:
case ARM::VQMOVNsv4i16:
case ARM::VQMOVNsv8i8:
case ARM::VQMOVNuv2i32:
case ARM::VQMOVNuv4i16:
case ARM::VQMOVNuv8i8:
case ARM::VQNEGv16i8:
case ARM::VQNEGv2i32:
case ARM::VQNEGv4i16:
case ARM::VQNEGv4i32:
case ARM::VQNEGv8i16:
case ARM::VQNEGv8i8:
case ARM::VRECPEd:
case ARM::VRECPEfd:
case ARM::VRECPEfq:
case ARM::VRECPEhd:
case ARM::VRECPEhq:
case ARM::VRECPEq:
case ARM::VREV16d8:
case ARM::VREV16q8:
case ARM::VREV32d16:
case ARM::VREV32d8:
case ARM::VREV32q16:
case ARM::VREV32q8:
case ARM::VREV64d16:
case ARM::VREV64d32:
case ARM::VREV64d8:
case ARM::VREV64q16:
case ARM::VREV64q32:
case ARM::VREV64q8:
case ARM::VRSQRTEd:
case ARM::VRSQRTEfd:
case ARM::VRSQRTEfq:
case ARM::VRSQRTEhd:
case ARM::VRSQRTEhq:
case ARM::VRSQRTEq:
case ARM::VSHLLi16:
case ARM::VSHLLi32:
case ARM::VSHLLi8:
case ARM::VSWPd:
case ARM::VSWPq:
case ARM::VTRNd16:
case ARM::VTRNd32:
case ARM::VTRNd8:
case ARM::VTRNq16:
case ARM::VTRNq32:
case ARM::VTRNq8:
case ARM::VUZPd16:
case ARM::VUZPd8:
case ARM::VUZPq16:
case ARM::VUZPq32:
case ARM::VUZPq8:
case ARM::VZIPd16:
case ARM::VZIPd8:
case ARM::VZIPq16:
case ARM::VZIPq32:
case ARM::VZIPq8: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VCVTANSDf:
case ARM::VCVTANSDh:
case ARM::VCVTANSQf:
case ARM::VCVTANSQh:
case ARM::VCVTANUDf:
case ARM::VCVTANUDh:
case ARM::VCVTANUQf:
case ARM::VCVTANUQh:
case ARM::VCVTMNSDf:
case ARM::VCVTMNSDh:
case ARM::VCVTMNSQf:
case ARM::VCVTMNSQh:
case ARM::VCVTMNUDf:
case ARM::VCVTMNUDh:
case ARM::VCVTMNUQf:
case ARM::VCVTMNUQh:
case ARM::VCVTNNSDf:
case ARM::VCVTNNSDh:
case ARM::VCVTNNSQf:
case ARM::VCVTNNSQh:
case ARM::VCVTNNUDf:
case ARM::VCVTNNUDh:
case ARM::VCVTNNUQf:
case ARM::VCVTNNUQh:
case ARM::VCVTPNSDf:
case ARM::VCVTPNSDh:
case ARM::VCVTPNSQf:
case ARM::VCVTPNSQh:
case ARM::VCVTPNUDf:
case ARM::VCVTPNUDh:
case ARM::VCVTPNUQf:
case ARM::VCVTPNUQh:
case ARM::VRINTANDf:
case ARM::VRINTANDh:
case ARM::VRINTANQf:
case ARM::VRINTANQh:
case ARM::VRINTMNDf:
case ARM::VRINTMNDh:
case ARM::VRINTMNQf:
case ARM::VRINTMNQh:
case ARM::VRINTNNDf:
case ARM::VRINTNNDh:
case ARM::VRINTNNQf:
case ARM::VRINTNNQh:
case ARM::VRINTPNDf:
case ARM::VRINTPNDh:
case ARM::VRINTPNQf:
case ARM::VRINTPNQh:
case ARM::VRINTXNDf:
case ARM::VRINTXNDh:
case ARM::VRINTXNQf:
case ARM::VRINTXNQh:
case ARM::VRINTZNDf:
case ARM::VRINTZNDh:
case ARM::VRINTZNQf:
case ARM::VRINTZNQh: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
Value = NEONThumb2V8PostEncoder(MI, Value, STI);
break;
}
case ARM::VSLIv4i16:
case ARM::VSLIv8i16: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: SIMM
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VSLIv2i32:
case ARM::VSLIv4i32: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: SIMM
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(31);
op <<= 16;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VSLIv1i64:
case ARM::VSLIv2i64: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: SIMM
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(63);
op <<= 16;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VSLIv16i8:
case ARM::VSLIv8i8: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: SIMM
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(7);
op <<= 16;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VRSRAsv4i16:
case ARM::VRSRAsv8i16:
case ARM::VRSRAuv4i16:
case ARM::VRSRAuv8i16:
case ARM::VSRAsv4i16:
case ARM::VSRAsv8i16:
case ARM::VSRAuv4i16:
case ARM::VSRAuv8i16:
case ARM::VSRIv4i16:
case ARM::VSRIv8i16: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: SIMM
op = getShiftRight16Imm(MI, 3, Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VRSRAsv2i32:
case ARM::VRSRAsv4i32:
case ARM::VRSRAuv2i32:
case ARM::VRSRAuv4i32:
case ARM::VSRAsv2i32:
case ARM::VSRAsv4i32:
case ARM::VSRAuv2i32:
case ARM::VSRAuv4i32:
case ARM::VSRIv2i32:
case ARM::VSRIv4i32: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: SIMM
op = getShiftRight32Imm(MI, 3, Fixups, STI);
op &= UINT64_C(31);
op <<= 16;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VRSRAsv1i64:
case ARM::VRSRAsv2i64:
case ARM::VRSRAuv1i64:
case ARM::VRSRAuv2i64:
case ARM::VSRAsv1i64:
case ARM::VSRAsv2i64:
case ARM::VSRAuv1i64:
case ARM::VSRAuv2i64:
case ARM::VSRIv1i64:
case ARM::VSRIv2i64: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: SIMM
op = getShiftRight64Imm(MI, 3, Fixups, STI);
op &= UINT64_C(63);
op <<= 16;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VRSRAsv16i8:
case ARM::VRSRAsv8i8:
case ARM::VRSRAuv16i8:
case ARM::VRSRAuv8i8:
case ARM::VSRAsv16i8:
case ARM::VSRAsv8i8:
case ARM::VSRAuv16i8:
case ARM::VSRAuv8i8:
case ARM::VSRIv16i8:
case ARM::VSRIv8i8: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: SIMM
op = getShiftRight8Imm(MI, 3, Fixups, STI);
op &= UINT64_C(7);
op <<= 16;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::AESD:
case ARM::AESE:
case ARM::SHA1SU1:
case ARM::SHA256SU0:
case ARM::VPADALsv16i8:
case ARM::VPADALsv2i32:
case ARM::VPADALsv4i16:
case ARM::VPADALsv4i32:
case ARM::VPADALsv8i16:
case ARM::VPADALsv8i8:
case ARM::VPADALuv16i8:
case ARM::VPADALuv2i32:
case ARM::VPADALuv4i16:
case ARM::VPADALuv4i32:
case ARM::VPADALuv8i16:
case ARM::VPADALuv8i8: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VFMALQ:
case ARM::VFMSLQ: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
break;
}
case ARM::VEXTd32: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: index
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(1);
op <<= 10;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VEXTq64: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: index
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(1);
op <<= 11;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VEXTq8: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: index
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VEXTq32: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: index
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(3);
op <<= 10;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VEXTd16: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: index
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(3);
op <<= 9;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VEXTd8: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: index
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(7);
op <<= 8;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VEXTq16: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: index
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(7);
op <<= 9;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VCADDv2f32:
case ARM::VCADDv4f16:
case ARM::VCADDv4f32:
case ARM::VCADDv8f16: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: rot
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(1);
op <<= 24;
Value |= op;
break;
}
case ARM::VABDLsv2i64:
case ARM::VABDLsv4i32:
case ARM::VABDLsv8i16:
case ARM::VABDLuv2i64:
case ARM::VABDLuv4i32:
case ARM::VABDLuv8i16:
case ARM::VABDfd:
case ARM::VABDfq:
case ARM::VABDhd:
case ARM::VABDhq:
case ARM::VABDsv16i8:
case ARM::VABDsv2i32:
case ARM::VABDsv4i16:
case ARM::VABDsv4i32:
case ARM::VABDsv8i16:
case ARM::VABDsv8i8:
case ARM::VABDuv16i8:
case ARM::VABDuv2i32:
case ARM::VABDuv4i16:
case ARM::VABDuv4i32:
case ARM::VABDuv8i16:
case ARM::VABDuv8i8:
case ARM::VACGEfd:
case ARM::VACGEfq:
case ARM::VACGEhd:
case ARM::VACGEhq:
case ARM::VACGTfd:
case ARM::VACGTfq:
case ARM::VACGThd:
case ARM::VACGThq:
case ARM::VADDHNv2i32:
case ARM::VADDHNv4i16:
case ARM::VADDHNv8i8:
case ARM::VADDLsv2i64:
case ARM::VADDLsv4i32:
case ARM::VADDLsv8i16:
case ARM::VADDLuv2i64:
case ARM::VADDLuv4i32:
case ARM::VADDLuv8i16:
case ARM::VADDWsv2i64:
case ARM::VADDWsv4i32:
case ARM::VADDWsv8i16:
case ARM::VADDWuv2i64:
case ARM::VADDWuv4i32:
case ARM::VADDWuv8i16:
case ARM::VADDfd:
case ARM::VADDfq:
case ARM::VADDhd:
case ARM::VADDhq:
case ARM::VADDv16i8:
case ARM::VADDv1i64:
case ARM::VADDv2i32:
case ARM::VADDv2i64:
case ARM::VADDv4i16:
case ARM::VADDv4i32:
case ARM::VADDv8i16:
case ARM::VADDv8i8:
case ARM::VANDd:
case ARM::VANDq:
case ARM::VBICd:
case ARM::VBICq:
case ARM::VCEQfd:
case ARM::VCEQfq:
case ARM::VCEQhd:
case ARM::VCEQhq:
case ARM::VCEQv16i8:
case ARM::VCEQv2i32:
case ARM::VCEQv4i16:
case ARM::VCEQv4i32:
case ARM::VCEQv8i16:
case ARM::VCEQv8i8:
case ARM::VCGEfd:
case ARM::VCGEfq:
case ARM::VCGEhd:
case ARM::VCGEhq:
case ARM::VCGEsv16i8:
case ARM::VCGEsv2i32:
case ARM::VCGEsv4i16:
case ARM::VCGEsv4i32:
case ARM::VCGEsv8i16:
case ARM::VCGEsv8i8:
case ARM::VCGEuv16i8:
case ARM::VCGEuv2i32:
case ARM::VCGEuv4i16:
case ARM::VCGEuv4i32:
case ARM::VCGEuv8i16:
case ARM::VCGEuv8i8:
case ARM::VCGTfd:
case ARM::VCGTfq:
case ARM::VCGThd:
case ARM::VCGThq:
case ARM::VCGTsv16i8:
case ARM::VCGTsv2i32:
case ARM::VCGTsv4i16:
case ARM::VCGTsv4i32:
case ARM::VCGTsv8i16:
case ARM::VCGTsv8i8:
case ARM::VCGTuv16i8:
case ARM::VCGTuv2i32:
case ARM::VCGTuv4i16:
case ARM::VCGTuv4i32:
case ARM::VCGTuv8i16:
case ARM::VCGTuv8i8:
case ARM::VEORd:
case ARM::VEORq:
case ARM::VHADDsv16i8:
case ARM::VHADDsv2i32:
case ARM::VHADDsv4i16:
case ARM::VHADDsv4i32:
case ARM::VHADDsv8i16:
case ARM::VHADDsv8i8:
case ARM::VHADDuv16i8:
case ARM::VHADDuv2i32:
case ARM::VHADDuv4i16:
case ARM::VHADDuv4i32:
case ARM::VHADDuv8i16:
case ARM::VHADDuv8i8:
case ARM::VHSUBsv16i8:
case ARM::VHSUBsv2i32:
case ARM::VHSUBsv4i16:
case ARM::VHSUBsv4i32:
case ARM::VHSUBsv8i16:
case ARM::VHSUBsv8i8:
case ARM::VHSUBuv16i8:
case ARM::VHSUBuv2i32:
case ARM::VHSUBuv4i16:
case ARM::VHSUBuv4i32:
case ARM::VHSUBuv8i16:
case ARM::VHSUBuv8i8:
case ARM::VMAXfd:
case ARM::VMAXfq:
case ARM::VMAXhd:
case ARM::VMAXhq:
case ARM::VMAXsv16i8:
case ARM::VMAXsv2i32:
case ARM::VMAXsv4i16:
case ARM::VMAXsv4i32:
case ARM::VMAXsv8i16:
case ARM::VMAXsv8i8:
case ARM::VMAXuv16i8:
case ARM::VMAXuv2i32:
case ARM::VMAXuv4i16:
case ARM::VMAXuv4i32:
case ARM::VMAXuv8i16:
case ARM::VMAXuv8i8:
case ARM::VMINfd:
case ARM::VMINfq:
case ARM::VMINhd:
case ARM::VMINhq:
case ARM::VMINsv16i8:
case ARM::VMINsv2i32:
case ARM::VMINsv4i16:
case ARM::VMINsv4i32:
case ARM::VMINsv8i16:
case ARM::VMINsv8i8:
case ARM::VMINuv16i8:
case ARM::VMINuv2i32:
case ARM::VMINuv4i16:
case ARM::VMINuv4i32:
case ARM::VMINuv8i16:
case ARM::VMINuv8i8:
case ARM::VMULLp64:
case ARM::VMULLp8:
case ARM::VMULLsv2i64:
case ARM::VMULLsv4i32:
case ARM::VMULLsv8i16:
case ARM::VMULLuv2i64:
case ARM::VMULLuv4i32:
case ARM::VMULLuv8i16:
case ARM::VMULfd:
case ARM::VMULfq:
case ARM::VMULhd:
case ARM::VMULhq:
case ARM::VMULpd:
case ARM::VMULpq:
case ARM::VMULv16i8:
case ARM::VMULv2i32:
case ARM::VMULv4i16:
case ARM::VMULv4i32:
case ARM::VMULv8i16:
case ARM::VMULv8i8:
case ARM::VORNd:
case ARM::VORNq:
case ARM::VORRd:
case ARM::VORRq:
case ARM::VPADDf:
case ARM::VPADDh:
case ARM::VPADDi16:
case ARM::VPADDi32:
case ARM::VPADDi8:
case ARM::VPMAXf:
case ARM::VPMAXh:
case ARM::VPMAXs16:
case ARM::VPMAXs32:
case ARM::VPMAXs8:
case ARM::VPMAXu16:
case ARM::VPMAXu32:
case ARM::VPMAXu8:
case ARM::VPMINf:
case ARM::VPMINh:
case ARM::VPMINs16:
case ARM::VPMINs32:
case ARM::VPMINs8:
case ARM::VPMINu16:
case ARM::VPMINu32:
case ARM::VPMINu8:
case ARM::VQADDsv16i8:
case ARM::VQADDsv1i64:
case ARM::VQADDsv2i32:
case ARM::VQADDsv2i64:
case ARM::VQADDsv4i16:
case ARM::VQADDsv4i32:
case ARM::VQADDsv8i16:
case ARM::VQADDsv8i8:
case ARM::VQADDuv16i8:
case ARM::VQADDuv1i64:
case ARM::VQADDuv2i32:
case ARM::VQADDuv2i64:
case ARM::VQADDuv4i16:
case ARM::VQADDuv4i32:
case ARM::VQADDuv8i16:
case ARM::VQADDuv8i8:
case ARM::VQDMULHv2i32:
case ARM::VQDMULHv4i16:
case ARM::VQDMULHv4i32:
case ARM::VQDMULHv8i16:
case ARM::VQDMULLv2i64:
case ARM::VQDMULLv4i32:
case ARM::VQRDMULHv2i32:
case ARM::VQRDMULHv4i16:
case ARM::VQRDMULHv4i32:
case ARM::VQRDMULHv8i16:
case ARM::VQSUBsv16i8:
case ARM::VQSUBsv1i64:
case ARM::VQSUBsv2i32:
case ARM::VQSUBsv2i64:
case ARM::VQSUBsv4i16:
case ARM::VQSUBsv4i32:
case ARM::VQSUBsv8i16:
case ARM::VQSUBsv8i8:
case ARM::VQSUBuv16i8:
case ARM::VQSUBuv1i64:
case ARM::VQSUBuv2i32:
case ARM::VQSUBuv2i64:
case ARM::VQSUBuv4i16:
case ARM::VQSUBuv4i32:
case ARM::VQSUBuv8i16:
case ARM::VQSUBuv8i8:
case ARM::VRADDHNv2i32:
case ARM::VRADDHNv4i16:
case ARM::VRADDHNv8i8:
case ARM::VRECPSfd:
case ARM::VRECPSfq:
case ARM::VRECPShd:
case ARM::VRECPShq:
case ARM::VRHADDsv16i8:
case ARM::VRHADDsv2i32:
case ARM::VRHADDsv4i16:
case ARM::VRHADDsv4i32:
case ARM::VRHADDsv8i16:
case ARM::VRHADDsv8i8:
case ARM::VRHADDuv16i8:
case ARM::VRHADDuv2i32:
case ARM::VRHADDuv4i16:
case ARM::VRHADDuv4i32:
case ARM::VRHADDuv8i16:
case ARM::VRHADDuv8i8:
case ARM::VRSQRTSfd:
case ARM::VRSQRTSfq:
case ARM::VRSQRTShd:
case ARM::VRSQRTShq:
case ARM::VRSUBHNv2i32:
case ARM::VRSUBHNv4i16:
case ARM::VRSUBHNv8i8:
case ARM::VSUBHNv2i32:
case ARM::VSUBHNv4i16:
case ARM::VSUBHNv8i8:
case ARM::VSUBLsv2i64:
case ARM::VSUBLsv4i32:
case ARM::VSUBLsv8i16:
case ARM::VSUBLuv2i64:
case ARM::VSUBLuv4i32:
case ARM::VSUBLuv8i16:
case ARM::VSUBWsv2i64:
case ARM::VSUBWsv4i32:
case ARM::VSUBWsv8i16:
case ARM::VSUBWuv2i64:
case ARM::VSUBWuv4i32:
case ARM::VSUBWuv8i16:
case ARM::VSUBfd:
case ARM::VSUBfq:
case ARM::VSUBhd:
case ARM::VSUBhq:
case ARM::VSUBv16i8:
case ARM::VSUBv1i64:
case ARM::VSUBv2i32:
case ARM::VSUBv2i64:
case ARM::VSUBv4i16:
case ARM::VSUBv4i32:
case ARM::VSUBv8i16:
case ARM::VSUBv8i8:
case ARM::VTBL1:
case ARM::VTBL2:
case ARM::VTBL3:
case ARM::VTBL4:
case ARM::VTSTv16i8:
case ARM::VTSTv2i32:
case ARM::VTSTv4i16:
case ARM::VTSTv4i32:
case ARM::VTSTv8i16:
case ARM::VTSTv8i8: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::NEON_VMAXNMNDf:
case ARM::NEON_VMAXNMNDh:
case ARM::NEON_VMAXNMNQf:
case ARM::NEON_VMAXNMNQh:
case ARM::NEON_VMINNMNDf:
case ARM::NEON_VMINNMNDh:
case ARM::NEON_VMINNMNQf:
case ARM::NEON_VMINNMNQh: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
Value = NEONThumb2V8PostEncoder(MI, Value, STI);
break;
}
case ARM::VMULLslsv2i32:
case ARM::VMULLsluv2i32:
case ARM::VMULslfd:
case ARM::VMULslfq:
case ARM::VMULslv2i32:
case ARM::VMULslv4i32:
case ARM::VQDMULHslv2i32:
case ARM::VQDMULHslv4i32:
case ARM::VQDMULLslv2i32:
case ARM::VQRDMULHslv2i32:
case ARM::VQRDMULHslv4i32: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(1);
op <<= 5;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VFMALQI:
case ARM::VFMSLQI: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(7);
Value |= op;
// op: idx
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(2)) << 4;
Value |= (op & UINT64_C(1)) << 3;
break;
}
case ARM::VMULLslsv4i16:
case ARM::VMULLsluv4i16:
case ARM::VMULslhd:
case ARM::VMULslhq:
case ARM::VMULslv4i16:
case ARM::VMULslv8i16:
case ARM::VQDMULHslv4i16:
case ARM::VQDMULHslv8i16:
case ARM::VQDMULLslv4i16:
case ARM::VQRDMULHslv4i16:
case ARM::VQRDMULHslv8i16: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(7);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(2)) << 4;
Value |= (op & UINT64_C(1)) << 3;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VFMALDI:
case ARM::VFMSLDI: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(30)) << 15;
Value |= (op & UINT64_C(1)) << 7;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(1)) << 5;
Value |= (op & UINT64_C(14)) >> 1;
// op: idx
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(1);
op <<= 3;
Value |= op;
break;
}
case ARM::VFMALD:
case ARM::VFMSLD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(30)) << 15;
Value |= (op & UINT64_C(1)) << 7;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(1)) << 5;
Value |= (op & UINT64_C(30)) >> 1;
break;
}
case ARM::VQRSHLsv16i8:
case ARM::VQRSHLsv1i64:
case ARM::VQRSHLsv2i32:
case ARM::VQRSHLsv2i64:
case ARM::VQRSHLsv4i16:
case ARM::VQRSHLsv4i32:
case ARM::VQRSHLsv8i16:
case ARM::VQRSHLsv8i8:
case ARM::VQRSHLuv16i8:
case ARM::VQRSHLuv1i64:
case ARM::VQRSHLuv2i32:
case ARM::VQRSHLuv2i64:
case ARM::VQRSHLuv4i16:
case ARM::VQRSHLuv4i32:
case ARM::VQRSHLuv8i16:
case ARM::VQRSHLuv8i8:
case ARM::VQSHLsv16i8:
case ARM::VQSHLsv1i64:
case ARM::VQSHLsv2i32:
case ARM::VQSHLsv2i64:
case ARM::VQSHLsv4i16:
case ARM::VQSHLsv4i32:
case ARM::VQSHLsv8i16:
case ARM::VQSHLsv8i8:
case ARM::VQSHLuv16i8:
case ARM::VQSHLuv1i64:
case ARM::VQSHLuv2i32:
case ARM::VQSHLuv2i64:
case ARM::VQSHLuv4i16:
case ARM::VQSHLuv4i32:
case ARM::VQSHLuv8i16:
case ARM::VQSHLuv8i8:
case ARM::VRSHLsv16i8:
case ARM::VRSHLsv1i64:
case ARM::VRSHLsv2i32:
case ARM::VRSHLsv2i64:
case ARM::VRSHLsv4i16:
case ARM::VRSHLsv4i32:
case ARM::VRSHLsv8i16:
case ARM::VRSHLsv8i8:
case ARM::VRSHLuv16i8:
case ARM::VRSHLuv1i64:
case ARM::VRSHLuv2i32:
case ARM::VRSHLuv2i64:
case ARM::VRSHLuv4i16:
case ARM::VRSHLuv4i32:
case ARM::VRSHLuv8i16:
case ARM::VRSHLuv8i8:
case ARM::VSHLsv16i8:
case ARM::VSHLsv1i64:
case ARM::VSHLsv2i32:
case ARM::VSHLsv2i64:
case ARM::VSHLsv4i16:
case ARM::VSHLsv4i32:
case ARM::VSHLsv8i16:
case ARM::VSHLsv8i8:
case ARM::VSHLuv16i8:
case ARM::VSHLuv1i64:
case ARM::VSHLuv2i32:
case ARM::VSHLuv2i64:
case ARM::VSHLuv4i16:
case ARM::VSHLuv4i32:
case ARM::VSHLuv8i16:
case ARM::VSHLuv8i8: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VCMLAv2f32:
case ARM::VCMLAv4f16:
case ARM::VCMLAv4f32:
case ARM::VCMLAv8f16: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: rot
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(3);
op <<= 23;
Value |= op;
break;
}
case ARM::VCMLAv2f32_indexed:
case ARM::VCMLAv4f32_indexed: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: rot
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(3);
op <<= 20;
Value |= op;
break;
}
case ARM::SHA1C:
case ARM::SHA1M:
case ARM::SHA1P:
case ARM::SHA1SU0:
case ARM::SHA256H:
case ARM::SHA256H2:
case ARM::SHA256SU1:
case ARM::VABALsv2i64:
case ARM::VABALsv4i32:
case ARM::VABALsv8i16:
case ARM::VABALuv2i64:
case ARM::VABALuv4i32:
case ARM::VABALuv8i16:
case ARM::VABAsv16i8:
case ARM::VABAsv2i32:
case ARM::VABAsv4i16:
case ARM::VABAsv4i32:
case ARM::VABAsv8i16:
case ARM::VABAsv8i8:
case ARM::VABAuv16i8:
case ARM::VABAuv2i32:
case ARM::VABAuv4i16:
case ARM::VABAuv4i32:
case ARM::VABAuv8i16:
case ARM::VABAuv8i8:
case ARM::VBIFd:
case ARM::VBIFq:
case ARM::VBITd:
case ARM::VBITq:
case ARM::VBSLd:
case ARM::VBSLq:
case ARM::VFMAfd:
case ARM::VFMAfq:
case ARM::VFMAhd:
case ARM::VFMAhq:
case ARM::VFMSfd:
case ARM::VFMSfq:
case ARM::VFMShd:
case ARM::VFMShq:
case ARM::VMLALsv2i64:
case ARM::VMLALsv4i32:
case ARM::VMLALsv8i16:
case ARM::VMLALuv2i64:
case ARM::VMLALuv4i32:
case ARM::VMLALuv8i16:
case ARM::VMLAfd:
case ARM::VMLAfq:
case ARM::VMLAhd:
case ARM::VMLAhq:
case ARM::VMLAv16i8:
case ARM::VMLAv2i32:
case ARM::VMLAv4i16:
case ARM::VMLAv4i32:
case ARM::VMLAv8i16:
case ARM::VMLAv8i8:
case ARM::VMLSLsv2i64:
case ARM::VMLSLsv4i32:
case ARM::VMLSLsv8i16:
case ARM::VMLSLuv2i64:
case ARM::VMLSLuv4i32:
case ARM::VMLSLuv8i16:
case ARM::VMLSfd:
case ARM::VMLSfq:
case ARM::VMLShd:
case ARM::VMLShq:
case ARM::VMLSv16i8:
case ARM::VMLSv2i32:
case ARM::VMLSv4i16:
case ARM::VMLSv4i32:
case ARM::VMLSv8i16:
case ARM::VMLSv8i8:
case ARM::VQDMLALv2i64:
case ARM::VQDMLALv4i32:
case ARM::VQDMLSLv2i64:
case ARM::VQDMLSLv4i32:
case ARM::VQRDMLAHv2i32:
case ARM::VQRDMLAHv4i16:
case ARM::VQRDMLAHv4i32:
case ARM::VQRDMLAHv8i16:
case ARM::VQRDMLSHv2i32:
case ARM::VQRDMLSHv4i16:
case ARM::VQRDMLSHv4i32:
case ARM::VQRDMLSHv8i16:
case ARM::VTBX1:
case ARM::VTBX2:
case ARM::VTBX3:
case ARM::VTBX4: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VMLALslsv2i32:
case ARM::VMLALsluv2i32:
case ARM::VMLAslfd:
case ARM::VMLAslfq:
case ARM::VMLAslv2i32:
case ARM::VMLAslv4i32:
case ARM::VMLSLslsv2i32:
case ARM::VMLSLsluv2i32:
case ARM::VMLSslfd:
case ARM::VMLSslfq:
case ARM::VMLSslv2i32:
case ARM::VMLSslv4i32:
case ARM::VQDMLALslv2i32:
case ARM::VQDMLSLslv2i32:
case ARM::VQRDMLAHslv2i32:
case ARM::VQRDMLAHslv4i32:
case ARM::VQRDMLSHslv2i32:
case ARM::VQRDMLSHslv4i32: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(1);
op <<= 5;
Value |= op;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VCMLAv4f16_indexed:
case ARM::VCMLAv8f16_indexed: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: rot
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(3);
op <<= 20;
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(1);
op <<= 5;
Value |= op;
break;
}
case ARM::VMLALslsv4i16:
case ARM::VMLALsluv4i16:
case ARM::VMLAslhd:
case ARM::VMLAslhq:
case ARM::VMLAslv4i16:
case ARM::VMLAslv8i16:
case ARM::VMLSLslsv4i16:
case ARM::VMLSLsluv4i16:
case ARM::VMLSslhd:
case ARM::VMLSslhq:
case ARM::VMLSslv4i16:
case ARM::VMLSslv8i16:
case ARM::VQDMLALslv4i16:
case ARM::VQDMLSLslv4i16:
case ARM::VQRDMLAHslv4i16:
case ARM::VQRDMLAHslv8i16:
case ARM::VQRDMLSHslv4i16:
case ARM::VQRDMLSHslv8i16: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(7);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
Value |= (op & UINT64_C(2)) << 4;
Value |= (op & UINT64_C(1)) << 3;
Value = NEONThumb2DataIPostEncoder(MI, Value, STI);
break;
}
case ARM::VSDOTD:
case ARM::VSDOTQ:
case ARM::VUDOTD:
case ARM::VUDOTQ: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
break;
}
case ARM::VSDOTDI:
case ARM::VSDOTQI:
case ARM::VUDOTDI:
case ARM::VUDOTQI: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Vn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: Vm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(1);
op <<= 5;
Value |= op;
break;
}
case ARM::VST1LNd16: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: lane
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(3);
op <<= 6;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST2LNd32:
case ARM::VST2LNq32: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: lane
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(1);
op <<= 7;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST2LNd16:
case ARM::VST2LNq16: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: lane
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(3);
op <<= 6;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST2LNd8: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: lane
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(7);
op <<= 5;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST4LNd16:
case ARM::VST4LNq16: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: lane
op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
op &= UINT64_C(3);
op <<= 6;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST4LNd8: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: lane
op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
op &= UINT64_C(7);
op <<= 5;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST1d16:
case ARM::VST1d16T:
case ARM::VST1d32:
case ARM::VST1d32T:
case ARM::VST1d64:
case ARM::VST1d64T:
case ARM::VST1d8:
case ARM::VST1d8T:
case ARM::VST3d16:
case ARM::VST3d32:
case ARM::VST3d8:
case ARM::VST3q16:
case ARM::VST3q32:
case ARM::VST3q8: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST4LNd32:
case ARM::VST4LNq32: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(48));
// op: lane
op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
op &= UINT64_C(1);
op <<= 7;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST1d16Q:
case ARM::VST1d32Q:
case ARM::VST1d64Q:
case ARM::VST1d8Q:
case ARM::VST1q16:
case ARM::VST1q32:
case ARM::VST1q64:
case ARM::VST1q8:
case ARM::VST2b16:
case ARM::VST2b32:
case ARM::VST2b8:
case ARM::VST2d16:
case ARM::VST2d32:
case ARM::VST2d8:
case ARM::VST2q16:
case ARM::VST2q32:
case ARM::VST2q8:
case ARM::VST4d16:
case ARM::VST4d32:
case ARM::VST4d8:
case ARM::VST4q16:
case ARM::VST4q32:
case ARM::VST4q8: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(48));
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST1LNd8: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 0, Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(7);
op <<= 5;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST3LNd32:
case ARM::VST3LNq32: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 0, Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(1);
op <<= 7;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST3LNd16:
case ARM::VST3LNq16: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 0, Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(3);
op <<= 6;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST3LNd8: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 0, Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(7);
op <<= 5;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST1LNd32: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6OneLane32AddressOpValue(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(48));
// op: lane
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(1);
op <<= 7;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST1d16wb_fixed:
case ARM::VST1d32wb_fixed:
case ARM::VST1d64wb_fixed:
case ARM::VST1d8wb_fixed: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST1d16Qwb_fixed:
case ARM::VST1d16Twb_fixed:
case ARM::VST1d32Qwb_fixed:
case ARM::VST1d32Twb_fixed:
case ARM::VST1d64Qwb_fixed:
case ARM::VST1d64Twb_fixed:
case ARM::VST1d8Qwb_fixed:
case ARM::VST1d8Twb_fixed:
case ARM::VST1q16wb_fixed:
case ARM::VST1q32wb_fixed:
case ARM::VST1q64wb_fixed:
case ARM::VST1q8wb_fixed:
case ARM::VST2b16wb_fixed:
case ARM::VST2b32wb_fixed:
case ARM::VST2b8wb_fixed:
case ARM::VST2d16wb_fixed:
case ARM::VST2d32wb_fixed:
case ARM::VST2d8wb_fixed:
case ARM::VST2q16wb_fixed:
case ARM::VST2q32wb_fixed:
case ARM::VST2q8wb_fixed: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(48));
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST1LNd16_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 3, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(3);
op <<= 6;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST2LNd32_UPD:
case ARM::VST2LNq32_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 3, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
op &= UINT64_C(1);
op <<= 7;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST2LNd16_UPD:
case ARM::VST2LNq16_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 3, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
op &= UINT64_C(3);
op <<= 6;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST2LNd8_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 3, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
op &= UINT64_C(7);
op <<= 5;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST4LNd16_UPD:
case ARM::VST4LNq16_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 3, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
op &= UINT64_C(3);
op <<= 6;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST4LNd8_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 3, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
op &= UINT64_C(7);
op <<= 5;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST3d16_UPD:
case ARM::VST3d32_UPD:
case ARM::VST3d8_UPD:
case ARM::VST3q16_UPD:
case ARM::VST3q32_UPD:
case ARM::VST3q8_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 3, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST1d16wb_register:
case ARM::VST1d32wb_register:
case ARM::VST1d64wb_register:
case ARM::VST1d8wb_register: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST4LNd32_UPD:
case ARM::VST4LNq32_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(48));
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 3, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
op &= UINT64_C(1);
op <<= 7;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST4d16_UPD:
case ARM::VST4d32_UPD:
case ARM::VST4d8_UPD:
case ARM::VST4q16_UPD:
case ARM::VST4q32_UPD:
case ARM::VST4q8_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(48));
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 3, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST1d16Qwb_register:
case ARM::VST1d16Twb_register:
case ARM::VST1d32Qwb_register:
case ARM::VST1d32Twb_register:
case ARM::VST1d64Qwb_register:
case ARM::VST1d64Twb_register:
case ARM::VST1d8Qwb_register:
case ARM::VST1d8Twb_register:
case ARM::VST1q16wb_register:
case ARM::VST1q32wb_register:
case ARM::VST1q64wb_register:
case ARM::VST1q8wb_register:
case ARM::VST2b16wb_register:
case ARM::VST2b32wb_register:
case ARM::VST2b8wb_register:
case ARM::VST2d16wb_register:
case ARM::VST2d32wb_register:
case ARM::VST2d8wb_register:
case ARM::VST2q16wb_register:
case ARM::VST2q32wb_register:
case ARM::VST2q8wb_register: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(48));
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST1LNd8_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 1, Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 3, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(7);
op <<= 5;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST3LNd32_UPD:
case ARM::VST3LNq32_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 1, Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 3, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
op &= UINT64_C(1);
op <<= 7;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST3LNd16_UPD:
case ARM::VST3LNq16_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 1, Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 3, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
op &= UINT64_C(3);
op <<= 6;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST3LNd8_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6AddressOpValue(MI, 1, Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 3, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
op &= UINT64_C(7);
op <<= 5;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::VST1LNd32_UPD: {
// op: Vd
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Rn
op = getAddrMode6OneLane32AddressOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(48));
// op: Rm
op = getAddrMode6OffsetOpValue(MI, 3, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lane
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(1);
op <<= 7;
Value |= op;
Value = NEONThumb2LoadStorePostEncoder(MI, Value, STI);
break;
}
case ARM::LDC2L_OFFSET:
case ARM::LDC2L_PRE:
case ARM::LDC2_OFFSET:
case ARM::LDC2_PRE:
case ARM::STC2L_OFFSET:
case ARM::STC2L_PRE:
case ARM::STC2_OFFSET:
case ARM::STC2_PRE:
case ARM::t2LDC2L_OFFSET:
case ARM::t2LDC2L_PRE:
case ARM::t2LDC2_OFFSET:
case ARM::t2LDC2_PRE:
case ARM::t2LDCL_OFFSET:
case ARM::t2LDCL_PRE:
case ARM::t2LDC_OFFSET:
case ARM::t2LDC_PRE:
case ARM::t2STC2L_OFFSET:
case ARM::t2STC2L_PRE:
case ARM::t2STC2_OFFSET:
case ARM::t2STC2_PRE:
case ARM::t2STCL_OFFSET:
case ARM::t2STCL_PRE:
case ARM::t2STC_OFFSET:
case ARM::t2STC_PRE: {
// op: addr
op = getAddrMode5OpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(256)) << 15;
Value |= (op & UINT64_C(7680)) << 7;
Value |= (op & UINT64_C(255));
// op: cop
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: CRd
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
break;
}
case ARM::t2PLDWi12:
case ARM::t2PLDi12:
case ARM::t2PLIi12: {
// op: addr
op = getAddrModeImm12OpValue(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(122880)) << 3;
Value |= (op & UINT64_C(4095));
break;
}
case ARM::PLDWi12:
case ARM::PLDi12:
case ARM::PLIi12: {
// op: addr
op = getAddrModeImm12OpValue(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(4096)) << 11;
Value |= (op & UINT64_C(122880)) << 3;
Value |= (op & UINT64_C(4095));
break;
}
case ARM::t2PLDpci:
case ARM::t2PLIpci: {
// op: addr
op = getAddrModeImm12OpValue(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(4096)) << 11;
Value |= (op & UINT64_C(4095));
break;
}
case ARM::t2LDAEXB:
case ARM::t2LDAEXH:
case ARM::t2LDREXB:
case ARM::t2LDREXH: {
// op: addr
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
break;
}
case ARM::t2LDAEXD:
case ARM::t2LDREXD: {
// op: addr
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rt2
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
break;
}
case ARM::t2PLDWi8:
case ARM::t2PLDi8:
case ARM::t2PLIi8: {
// op: addr
op = getT2AddrModeImmOpValue<8,0>(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(7680)) << 7;
Value |= (op & UINT64_C(255));
break;
}
case ARM::t2PLDWs:
case ARM::t2PLDs:
case ARM::t2PLIs: {
// op: addr
op = getT2AddrModeSORegOpValue(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(960)) << 10;
Value |= (op & UINT64_C(3)) << 4;
Value |= (op & UINT64_C(60)) >> 2;
break;
}
case ARM::t2BFLr:
case ARM::t2BFr: {
// op: b_label
op = getBFTargetOpValue<false, ARM::fixup_bf_branch>(MI, 0, Fixups, STI);
op &= UINT64_C(15);
op <<= 23;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::t2BFi: {
// op: b_label
op = getBFTargetOpValue<false, ARM::fixup_bf_branch>(MI, 0, Fixups, STI);
op &= UINT64_C(15);
op <<= 23;
Value |= op;
// op: label
op = getBFTargetOpValue<false, ARM::fixup_bf_target>(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(63488)) << 5;
Value |= (op & UINT64_C(1)) << 11;
Value |= (op & UINT64_C(2046));
break;
}
case ARM::t2BFLi: {
// op: b_label
op = getBFTargetOpValue<false, ARM::fixup_bf_branch>(MI, 0, Fixups, STI);
op &= UINT64_C(15);
op <<= 23;
Value |= op;
// op: label
op = getBFTargetOpValue<false, ARM::fixup_bfl_target>(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(260096)) << 5;
Value |= (op & UINT64_C(1)) << 11;
Value |= (op & UINT64_C(2046));
break;
}
case ARM::t2MSRbanked: {
// op: banked
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(32)) << 15;
Value |= (op & UINT64_C(15)) << 8;
Value |= (op & UINT64_C(16));
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::t2MRSbanked: {
// op: banked
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(32)) << 15;
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16));
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
break;
}
case ARM::t2BFic: {
// op: bcond
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 18;
Value |= op;
// op: label
op = getBFTargetOpValue<false, ARM::fixup_bfc_target>(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(2048)) << 5;
Value |= (op & UINT64_C(1)) << 11;
Value |= (op & UINT64_C(2046));
// op: ba_label
op = getBFAfterTargetOpValue(MI, 2, Fixups, STI);
op &= UINT64_C(1);
op <<= 17;
Value |= op;
// op: b_label
op = getBFTargetOpValue<false, ARM::fixup_bf_branch>(MI, 0, Fixups, STI);
op &= UINT64_C(15);
op <<= 23;
Value |= op;
break;
}
case ARM::t2IT: {
// op: cc
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 4;
Value |= op;
// op: mask
op = getITMaskOpValue(MI, 1, Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::BX: {
// op: dst
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::tPICADD: {
// op: dst
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
Value |= op;
break;
}
case ARM::tADDrSPi: {
// op: dst
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
op <<= 8;
Value |= op;
// op: imm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(255);
Value |= op;
break;
}
case ARM::tSETEND: {
// op: end
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(1);
op <<= 3;
Value |= op;
break;
}
case ARM::SETEND: {
// op: end
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(1);
op <<= 9;
Value |= op;
break;
}
case ARM::MVE_VPTv16s8r:
case ARM::MVE_VPTv4s32r:
case ARM::MVE_VPTv8s16r: {
// op: fc
op = getRestrictedCondCodeOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(1)) << 7;
Value |= (op & UINT64_C(2)) << 4;
// op: Mk
op = getVPTMaskOpValue(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 17;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::MVE_VCMPs16r:
case ARM::MVE_VCMPs32r:
case ARM::MVE_VCMPs8r: {
// op: fc
op = getRestrictedCondCodeOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(1)) << 7;
Value |= (op & UINT64_C(2)) << 4;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 17;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::MVE_VPTv16s8:
case ARM::MVE_VPTv4s32:
case ARM::MVE_VPTv8s16: {
// op: fc
op = getRestrictedCondCodeOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(1)) << 7;
Value |= (op & UINT64_C(2)) >> 1;
// op: Mk
op = getVPTMaskOpValue(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 17;
Value |= op;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
break;
}
case ARM::MVE_VCMPs16:
case ARM::MVE_VCMPs32:
case ARM::MVE_VCMPs8: {
// op: fc
op = getRestrictedCondCodeOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(1)) << 7;
Value |= (op & UINT64_C(2)) >> 1;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 17;
Value |= op;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
break;
}
case ARM::MVE_VPTv4f32r:
case ARM::MVE_VPTv8f16r: {
// op: fc
op = getRestrictedCondCodeOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(4)) << 10;
Value |= (op & UINT64_C(1)) << 7;
Value |= (op & UINT64_C(2)) << 4;
// op: Mk
op = getVPTMaskOpValue(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 17;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::MVE_VCMPf16r:
case ARM::MVE_VCMPf32r: {
// op: fc
op = getRestrictedCondCodeOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(4)) << 10;
Value |= (op & UINT64_C(1)) << 7;
Value |= (op & UINT64_C(2)) << 4;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 17;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::MVE_VPTv4f32:
case ARM::MVE_VPTv8f16: {
// op: fc
op = getRestrictedCondCodeOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(4)) << 10;
Value |= (op & UINT64_C(1)) << 7;
Value |= (op & UINT64_C(2)) >> 1;
// op: Mk
op = getVPTMaskOpValue(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 17;
Value |= op;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
break;
}
case ARM::MVE_VCMPf16:
case ARM::MVE_VCMPf32: {
// op: fc
op = getRestrictedCondCodeOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(4)) << 10;
Value |= (op & UINT64_C(1)) << 7;
Value |= (op & UINT64_C(2)) >> 1;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 17;
Value |= op;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
break;
}
case ARM::MVE_VPTv16i8:
case ARM::MVE_VPTv16u8:
case ARM::MVE_VPTv4i32:
case ARM::MVE_VPTv4u32:
case ARM::MVE_VPTv8i16:
case ARM::MVE_VPTv8u16: {
// op: fc
op = getRestrictedCondCodeOpValue(MI, 3, Fixups, STI);
op &= UINT64_C(1);
op <<= 7;
Value |= op;
// op: Mk
op = getVPTMaskOpValue(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 17;
Value |= op;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
break;
}
case ARM::MVE_VPTv16i8r:
case ARM::MVE_VPTv16u8r:
case ARM::MVE_VPTv4i32r:
case ARM::MVE_VPTv4u32r:
case ARM::MVE_VPTv8i16r:
case ARM::MVE_VPTv8u16r: {
// op: fc
op = getRestrictedCondCodeOpValue(MI, 3, Fixups, STI);
op &= UINT64_C(1);
op <<= 7;
Value |= op;
// op: Mk
op = getVPTMaskOpValue(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 17;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::MVE_VCMPi16:
case ARM::MVE_VCMPi32:
case ARM::MVE_VCMPi8:
case ARM::MVE_VCMPu16:
case ARM::MVE_VCMPu32:
case ARM::MVE_VCMPu8: {
// op: fc
op = getRestrictedCondCodeOpValue(MI, 3, Fixups, STI);
op &= UINT64_C(1);
op <<= 7;
Value |= op;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 17;
Value |= op;
// op: Qm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(8)) << 2;
Value |= (op & UINT64_C(7)) << 1;
break;
}
case ARM::MVE_VCMPi16r:
case ARM::MVE_VCMPi32r:
case ARM::MVE_VCMPi8r:
case ARM::MVE_VCMPu16r:
case ARM::MVE_VCMPu32r:
case ARM::MVE_VCMPu8r: {
// op: fc
op = getRestrictedCondCodeOpValue(MI, 3, Fixups, STI);
op &= UINT64_C(1);
op <<= 7;
Value |= op;
// op: Qn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 17;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::BL: {
// op: func
op = getARMBLTargetOpValue(MI, 0, Fixups, STI);
op &= UINT64_C(16777215);
Value |= op;
break;
}
case ARM::BLX: {
// op: func
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::t2BXJ: {
// op: func
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::tBLXNSr:
case ARM::tBLXr: {
// op: func
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 3;
Value |= op;
break;
}
case ARM::tBL: {
// op: func
op = getThumbBLTargetOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(8388608)) << 3;
Value |= (op & UINT64_C(2095104)) << 5;
Value |= (op & UINT64_C(4194304)) >> 9;
Value |= (op & UINT64_C(2097152)) >> 10;
Value |= (op & UINT64_C(2047));
break;
}
case ARM::tBLXi: {
// op: func
op = getThumbBLXTargetOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(8388608)) << 3;
Value |= (op & UINT64_C(2095104)) << 5;
Value |= (op & UINT64_C(4194304)) >> 9;
Value |= (op & UINT64_C(2097152)) >> 10;
Value |= (op & UINT64_C(2046));
break;
}
case ARM::MVE_VBICIZ0v4i32:
case ARM::MVE_VBICIZ0v8i16:
case ARM::MVE_VORRIZ0v4i32:
case ARM::MVE_VORRIZ0v8i16: {
// op: imm
op = getExpandedImmOpValue<0,false>(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(128)) << 21;
Value |= (op & UINT64_C(112)) << 12;
Value |= (op & UINT64_C(15));
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
break;
}
case ARM::MVE_VBICIZ16v4i32:
case ARM::MVE_VORRIZ16v4i32: {
// op: imm
op = getExpandedImmOpValue<16,false>(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(128)) << 21;
Value |= (op & UINT64_C(112)) << 12;
Value |= (op & UINT64_C(15));
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
break;
}
case ARM::MVE_VBICIZ24v4i32:
case ARM::MVE_VORRIZ24v4i32: {
// op: imm
op = getExpandedImmOpValue<24,false>(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(128)) << 21;
Value |= (op & UINT64_C(112)) << 12;
Value |= (op & UINT64_C(15));
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
break;
}
case ARM::MVE_VBICIZ8v4i32:
case ARM::MVE_VBICIZ8v8i16:
case ARM::MVE_VORRIZ8v4i32:
case ARM::MVE_VORRIZ8v8i16: {
// op: imm
op = getExpandedImmOpValue<8,false>(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(128)) << 21;
Value |= (op & UINT64_C(112)) << 12;
Value |= (op & UINT64_C(15));
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
break;
}
case ARM::HVC: {
// op: imm
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(65520)) << 4;
Value |= (op & UINT64_C(15));
break;
}
case ARM::t2SETPAN: {
// op: imm
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(1);
op <<= 3;
Value |= op;
break;
}
case ARM::SETPAN: {
// op: imm
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(1);
op <<= 9;
Value |= op;
break;
}
case ARM::tHINT: {
// op: imm
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 4;
Value |= op;
break;
}
case ARM::t2HINT:
case ARM::t2SUBS_PC_LR:
case ARM::tSVC: {
// op: imm
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(255);
Value |= op;
break;
}
case ARM::MVE_VMOVimmf32:
case ARM::MVE_VMOVimmi64:
case ARM::MVE_VMOVimmi8: {
// op: imm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(128)) << 21;
Value |= (op & UINT64_C(112)) << 12;
Value |= (op & UINT64_C(15));
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
break;
}
case ARM::MVE_VMOVimmi32:
case ARM::MVE_VMVNimmi32: {
// op: imm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(128)) << 21;
Value |= (op & UINT64_C(112)) << 12;
Value |= (op & UINT64_C(3840));
Value |= (op & UINT64_C(15));
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
break;
}
case ARM::MVE_VMOVimmi16:
case ARM::MVE_VMVNimmi16: {
// op: imm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(128)) << 21;
Value |= (op & UINT64_C(112)) << 12;
Value |= (op & UINT64_C(512));
Value |= (op & UINT64_C(15));
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
break;
}
case ARM::tADDspi:
case ARM::tSUBspi: {
// op: imm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(127);
Value |= op;
break;
}
case ARM::MVE_VSHLC: {
// op: imm
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(31);
op <<= 16;
Value |= op;
// op: Qd
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(8)) << 19;
Value |= (op & UINT64_C(7)) << 13;
// op: RdmDest
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::t2HVC:
case ARM::t2UDF: {
// op: imm16
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(61440)) << 4;
Value |= (op & UINT64_C(4095));
break;
}
case ARM::UDF: {
// op: imm16
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(65520)) << 4;
Value |= (op & UINT64_C(15));
break;
}
case ARM::tUDF: {
// op: imm8
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(255);
Value |= op;
break;
}
case ARM::tCPS: {
// op: imod
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(1);
op <<= 4;
Value |= op;
// op: iflags
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
Value |= op;
break;
}
case ARM::CPS2p: {
// op: imod
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(3);
op <<= 18;
Value |= op;
// op: iflags
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 6;
Value |= op;
break;
}
case ARM::CPS3p: {
// op: imod
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(3);
op <<= 18;
Value |= op;
// op: iflags
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 6;
Value |= op;
// op: mode
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(31);
Value |= op;
break;
}
case ARM::t2CPS2p: {
// op: imod
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(3);
op <<= 9;
Value |= op;
// op: iflags
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 5;
Value |= op;
break;
}
case ARM::t2CPS3p: {
// op: imod
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(3);
op <<= 9;
Value |= op;
// op: iflags
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 5;
Value |= op;
// op: mode
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(31);
Value |= op;
break;
}
case ARM::t2LE: {
// op: label
op = getBFTargetOpValue<true, ARM::fixup_le>(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(1)) << 11;
Value |= (op & UINT64_C(2046));
break;
}
case ARM::MVE_LETP:
case ARM::t2LEUpdate: {
// op: label
op = getBFTargetOpValue<true, ARM::fixup_le>(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(1)) << 11;
Value |= (op & UINT64_C(2046));
break;
}
case ARM::t2MSR_AR: {
// op: mask
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 16;
Value |= (op & UINT64_C(15)) << 8;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::CPS1p:
case ARM::SRSDA:
case ARM::SRSDA_UPD:
case ARM::SRSDB:
case ARM::SRSDB_UPD:
case ARM::SRSIA:
case ARM::SRSIA_UPD:
case ARM::SRSIB:
case ARM::SRSIB_UPD:
case ARM::t2CPS1p:
case ARM::t2SRSDB:
case ARM::t2SRSDB_UPD:
case ARM::t2SRSIA:
case ARM::t2SRSIA_UPD: {
// op: mode
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(31);
Value |= op;
break;
}
case ARM::LDC2L_POST:
case ARM::LDC2_POST:
case ARM::STC2L_POST:
case ARM::STC2_POST:
case ARM::t2LDC2L_POST:
case ARM::t2LDC2_POST:
case ARM::t2LDCL_POST:
case ARM::t2LDC_POST:
case ARM::t2STC2L_POST:
case ARM::t2STC2_POST:
case ARM::t2STCL_POST:
case ARM::t2STC_POST: {
// op: offset
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(256)) << 15;
Value |= (op & UINT64_C(255));
// op: addr
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: cop
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: CRd
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
break;
}
case ARM::CDP2:
case ARM::t2CDP:
case ARM::t2CDP2: {
// op: opc1
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 20;
Value |= op;
// op: CRn
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: CRd
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: cop
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: opc2
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(7);
op <<= 5;
Value |= op;
// op: CRm
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::DMB:
case ARM::DSB:
case ARM::ISB:
case ARM::t2DBG:
case ARM::t2DMB:
case ARM::t2DSB:
case ARM::t2ISB: {
// op: opt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::t2SMC: {
// op: opt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::LDC2L_OPTION:
case ARM::LDC2_OPTION:
case ARM::STC2L_OPTION:
case ARM::STC2_OPTION:
case ARM::t2LDC2L_OPTION:
case ARM::t2LDC2_OPTION:
case ARM::t2LDCL_OPTION:
case ARM::t2LDC_OPTION:
case ARM::t2STC2L_OPTION:
case ARM::t2STC2_OPTION:
case ARM::t2STCL_OPTION:
case ARM::t2STC_OPTION: {
// op: option
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(255);
Value |= op;
// op: addr
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: cop
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: CRd
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
break;
}
case ARM::BX_RET:
case ARM::ERET:
case ARM::MOVPCLR: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
break;
}
case ARM::FMSTAT: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::t2Bcc: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 22;
Value |= op;
// op: target
op = getBranchTargetOpValue(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(1048576)) << 6;
Value |= (op & UINT64_C(258048)) << 4;
Value |= (op & UINT64_C(262144)) >> 5;
Value |= (op & UINT64_C(524288)) >> 8;
Value |= (op & UINT64_C(4094)) >> 1;
break;
}
case ARM::VCMPEZD:
case ARM::VCMPZD: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Dd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::MRS:
case ARM::MRSsys: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
break;
}
case ARM::VLDMSIA:
case ARM::VSTMSIA: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: regs
op = getRegisterListOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(256)) << 14;
Value |= (op & UINT64_C(7680)) << 3;
Value |= (op & UINT64_C(255));
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::FLDMXIA:
case ARM::FSTMXIA: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: regs
op = getRegisterListOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(3840)) << 4;
Value |= (op & UINT64_C(254));
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::VLDMDIA:
case ARM::VSTMDIA: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: regs
op = getRegisterListOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(4096)) << 10;
Value |= (op & UINT64_C(3840)) << 4;
Value |= (op & UINT64_C(254));
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::VLLDM:
case ARM::VLSTM: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::VMRS:
case ARM::VMRS_FPCXTNS:
case ARM::VMRS_FPCXTS:
case ARM::VMRS_FPEXC:
case ARM::VMRS_FPINST:
case ARM::VMRS_FPINST2:
case ARM::VMRS_FPSID:
case ARM::VMRS_MVFR0:
case ARM::VMRS_MVFR1:
case ARM::VMRS_MVFR2:
case ARM::VMRS_VPR:
case ARM::VMSR:
case ARM::VMSR_FPCXTNS:
case ARM::VMSR_FPCXTS:
case ARM::VMSR_FPEXC:
case ARM::VMSR_FPINST:
case ARM::VMSR_FPINST2:
case ARM::VMSR_FPSID:
case ARM::VMSR_VPR: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::VCMPEZH:
case ARM::VCMPEZS:
case ARM::VCMPZH:
case ARM::VCMPZS: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Sd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(1)) << 22;
Value |= (op & UINT64_C(30)) << 11;
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::BX_pred: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: dst
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::BL_pred: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: func
op = getARMBLTargetOpValue(MI, 0, Fixups, STI);
op &= UINT64_C(16777215);
Value |= op;
break;
}
case ARM::BLX_pred:
case ARM::BXJ: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: func
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::HINT: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: imm
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(255);
Value |= op;
break;
}
case ARM::DBG:
case ARM::SMC: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: opt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::LDMDA:
case ARM::LDMDB:
case ARM::LDMIA:
case ARM::LDMIB:
case ARM::STMDA:
case ARM::STMDB:
case ARM::STMIA:
case ARM::STMIB:
case ARM::sysLDMDA:
case ARM::sysLDMDB:
case ARM::sysLDMIA:
case ARM::sysLDMIB:
case ARM::sysSTMDA:
case ARM::sysSTMDB:
case ARM::sysSTMIA:
case ARM::sysSTMIB: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: regs
op = getRegisterListOpValue(MI, 3, Fixups, STI);
op &= UINT64_C(65535);
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::SVC: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: svc
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(16777215);
Value |= op;
break;
}
case ARM::Bcc: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: target
op = getARMBranchTargetOpValue(MI, 0, Fixups, STI);
op &= UINT64_C(16777215);
Value |= op;
break;
}
case ARM::tBcc: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: target
op = getThumbBCCTargetOpValue(MI, 0, Fixups, STI);
op &= UINT64_C(255);
Value |= op;
break;
}
case ARM::VABSD:
case ARM::VCMPD:
case ARM::VCMPED:
case ARM::VMOVD:
case ARM::VNEGD:
case ARM::VRINTRD:
case ARM::VRINTXD:
case ARM::VRINTZD:
case ARM::VSQRTD: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Dd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Dm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::VCVTBHD:
case ARM::VCVTTHD:
case ARM::VSITOD:
case ARM::VUITOD: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Dd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Sm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(1)) << 5;
Value |= (op & UINT64_C(30)) >> 1;
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::FCONSTD: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Dd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: imm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(240)) << 12;
Value |= (op & UINT64_C(15));
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::VCVTBDH:
case ARM::VCVTTDH: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Dm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: Sd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(1)) << 22;
Value |= (op & UINT64_C(30)) << 11;
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::CLZ:
case ARM::RBIT:
case ARM::REV:
case ARM::REV16:
case ARM::REVSH: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::MOVi16: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: imm
op = getHiLo16ImmOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(61440)) << 4;
Value |= (op & UINT64_C(4095));
break;
}
case ARM::ADR: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: label
op = getAdrLabelOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(12288)) << 10;
Value |= (op & UINT64_C(4095));
break;
}
case ARM::CMNzrr:
case ARM::CMPrr:
case ARM::TEQrr:
case ARM::TSTrr: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::CMNri:
case ARM::CMPri:
case ARM::TEQri:
case ARM::TSTri: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: imm
op = getModImmOpValue(MI, 1, Fixups, STI);
op &= UINT64_C(4095);
Value |= op;
break;
}
case ARM::VLDMSDB_UPD:
case ARM::VLDMSIA_UPD:
case ARM::VSTMSDB_UPD:
case ARM::VSTMSIA_UPD: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: regs
op = getRegisterListOpValue(MI, 4, Fixups, STI);
Value |= (op & UINT64_C(256)) << 14;
Value |= (op & UINT64_C(7680)) << 3;
Value |= (op & UINT64_C(255));
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::FLDMXDB_UPD:
case ARM::FLDMXIA_UPD:
case ARM::FSTMXDB_UPD:
case ARM::FSTMXIA_UPD: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: regs
op = getRegisterListOpValue(MI, 4, Fixups, STI);
Value |= (op & UINT64_C(3840)) << 4;
Value |= (op & UINT64_C(254));
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::VLDMDDB_UPD:
case ARM::VLDMDIA_UPD:
case ARM::VSTMDDB_UPD:
case ARM::VSTMDIA_UPD: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: regs
op = getRegisterListOpValue(MI, 4, Fixups, STI);
Value |= (op & UINT64_C(4096)) << 10;
Value |= (op & UINT64_C(3840)) << 4;
Value |= (op & UINT64_C(254));
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::STL:
case ARM::STLB:
case ARM::STLH: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: addr
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::VMOVRH:
case ARM::VMOVRS: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Sn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(30)) << 15;
Value |= (op & UINT64_C(1)) << 7;
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::LDA:
case ARM::LDAB:
case ARM::LDAEX:
case ARM::LDAEXB:
case ARM::LDAEXD:
case ARM::LDAEXH:
case ARM::LDAH:
case ARM::LDREX:
case ARM::LDREXB:
case ARM::LDREXD:
case ARM::LDREXH: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: addr
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::VMRS_FPSCR_NZCVQC:
case ARM::VMRS_P0: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::VMSR_FPSCR_NZCVQC:
case ARM::VMSR_P0: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::VCVTSD:
case ARM::VJCVT:
case ARM::VTOSIRD:
case ARM::VTOSIZD:
case ARM::VTOUIRD:
case ARM::VTOUIZD: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Sd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(1)) << 22;
Value |= (op & UINT64_C(30)) << 11;
// op: Dm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::VABSH:
case ARM::VABSS:
case ARM::VCMPEH:
case ARM::VCMPES:
case ARM::VCMPH:
case ARM::VCMPS:
case ARM::VCVTBHS:
case ARM::VCVTBSH:
case ARM::VCVTTHS:
case ARM::VCVTTSH:
case ARM::VMOVS:
case ARM::VNEGH:
case ARM::VNEGS:
case ARM::VRINTRH:
case ARM::VRINTRS:
case ARM::VRINTXH:
case ARM::VRINTXS:
case ARM::VRINTZH:
case ARM::VRINTZS:
case ARM::VSITOH:
case ARM::VSITOS:
case ARM::VSQRTH:
case ARM::VSQRTS:
case ARM::VTOSIRH:
case ARM::VTOSIRS:
case ARM::VTOSIZH:
case ARM::VTOSIZS:
case ARM::VTOUIRH:
case ARM::VTOUIRS:
case ARM::VTOUIZH:
case ARM::VTOUIZS:
case ARM::VUITOH:
case ARM::VUITOS: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Sd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(1)) << 22;
Value |= (op & UINT64_C(30)) << 11;
// op: Sm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(1)) << 5;
Value |= (op & UINT64_C(30)) >> 1;
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::FCONSTH:
case ARM::FCONSTS: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Sd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(1)) << 22;
Value |= (op & UINT64_C(30)) << 11;
// op: imm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(240)) << 12;
Value |= (op & UINT64_C(15));
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::VCVTDS: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Sm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(1)) << 5;
Value |= (op & UINT64_C(30)) >> 1;
// op: Dd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::VMOVHR:
case ARM::VMOVSR: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Sn
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(30)) << 15;
Value |= (op & UINT64_C(1)) << 7;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::VLDR_FPCXTNS_off:
case ARM::VLDR_FPCXTS_off:
case ARM::VLDR_FPSCR_NZCVQC_off:
case ARM::VLDR_FPSCR_off:
case ARM::VLDR_VPR_off:
case ARM::VSTR_FPCXTNS_off:
case ARM::VSTR_FPCXTS_off:
case ARM::VSTR_FPSCR_NZCVQC_off:
case ARM::VSTR_FPSCR_off:
case ARM::VSTR_VPR_off: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: addr
op = getT2AddrModeImm7s4OpValue(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(128)) << 16;
Value |= (op & UINT64_C(3840)) << 8;
Value |= (op & UINT64_C(127));
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::MSRbanked: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: banked
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(32)) << 17;
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 4;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::MRSbanked: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: banked
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(32)) << 17;
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 4;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
break;
}
case ARM::MSR: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: mask
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 16;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::MSRi: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: mask
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 16;
// op: imm
op = getModImmOpValue(MI, 1, Fixups, STI);
op &= UINT64_C(4095);
Value |= op;
break;
}
case ARM::LDMDA_UPD:
case ARM::LDMDB_UPD:
case ARM::LDMIA_UPD:
case ARM::LDMIB_UPD:
case ARM::STMDA_UPD:
case ARM::STMDB_UPD:
case ARM::STMIA_UPD:
case ARM::STMIB_UPD:
case ARM::sysLDMDA_UPD:
case ARM::sysLDMDB_UPD:
case ARM::sysLDMIA_UPD:
case ARM::sysLDMIB_UPD:
case ARM::sysSTMDA_UPD:
case ARM::sysSTMDB_UPD:
case ARM::sysSTMIA_UPD:
case ARM::sysSTMIB_UPD: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: regs
op = getRegisterListOpValue(MI, 4, Fixups, STI);
op &= UINT64_C(65535);
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::MOVr:
case ARM::MOVr_TC:
case ARM::MVNr: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: s
op = getCCOutOpValue(MI, 4, Fixups, STI);
op &= UINT64_C(1);
op <<= 20;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::MOVi:
case ARM::MVNi: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: s
op = getCCOutOpValue(MI, 4, Fixups, STI);
op &= UINT64_C(1);
op <<= 20;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: imm
op = getModImmOpValue(MI, 1, Fixups, STI);
op &= UINT64_C(4095);
Value |= op;
break;
}
case ARM::VADDD:
case ARM::VDIVD:
case ARM::VMULD:
case ARM::VNMULD:
case ARM::VSUBD: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Dd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Dn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: Dm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::VLDRD:
case ARM::VSTRD: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Dd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: addr
op = getAddrMode5OpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(256)) << 15;
Value |= (op & UINT64_C(7680)) << 7;
Value |= (op & UINT64_C(255));
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::VMOVDRR: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Dm
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rt2
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::VMOVRRD: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Dm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rt2
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::SXTB:
case ARM::SXTB16:
case ARM::SXTH:
case ARM::UXTB:
case ARM::UXTB16:
case ARM::UXTH: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: rot
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(3);
op <<= 10;
Value |= op;
break;
}
case ARM::SEL: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::BFC: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: imm
op = getBitfieldInvertedMaskOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(992)) << 11;
Value |= (op & UINT64_C(31)) << 7;
break;
}
case ARM::MOVTi16: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: imm
op = getHiLo16ImmOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(61440)) << 4;
Value |= (op & UINT64_C(4095));
break;
}
case ARM::SSAT16:
case ARM::USAT16: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: sat_imm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::SDIV:
case ARM::SMMUL:
case ARM::SMMULR:
case ARM::UDIV:
case ARM::USAD8: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
break;
}
case ARM::CMNzrsi:
case ARM::CMPrsi:
case ARM::TEQrsi:
case ARM::TSTrsi: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: shift
op = getSORegImmOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(4064));
Value |= (op & UINT64_C(15));
break;
}
case ARM::SMUAD:
case ARM::SMUADX:
case ARM::SMULBB:
case ARM::SMULBT:
case ARM::SMULTB:
case ARM::SMULTT:
case ARM::SMULWB:
case ARM::SMULWT:
case ARM::SMUSD:
case ARM::SMUSDX: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::QADD16:
case ARM::QADD8:
case ARM::QASX:
case ARM::QSAX:
case ARM::QSUB16:
case ARM::QSUB8:
case ARM::SADD16:
case ARM::SADD8:
case ARM::SASX:
case ARM::SHADD16:
case ARM::SHADD8:
case ARM::SHASX:
case ARM::SHSAX:
case ARM::SHSUB16:
case ARM::SHSUB8:
case ARM::SSAX:
case ARM::SSUB16:
case ARM::SSUB8:
case ARM::UADD16:
case ARM::UADD8:
case ARM::UASX:
case ARM::UHADD16:
case ARM::UHADD8:
case ARM::UHASX:
case ARM::UHSAX:
case ARM::UHSUB16:
case ARM::UHSUB8:
case ARM::UQADD16:
case ARM::UQADD8:
case ARM::UQASX:
case ARM::UQSAX:
case ARM::UQSUB16:
case ARM::UQSUB8:
case ARM::USAX:
case ARM::USUB16:
case ARM::USUB8: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::QADD:
case ARM::QDADD:
case ARM::QDSUB:
case ARM::QSUB: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::SWP:
case ARM::SWPB: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rt2
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: addr
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::LDRBi12:
case ARM::LDRi12:
case ARM::STRBi12:
case ARM::STRi12: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: addr
op = getAddrModeImm12OpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(4096)) << 11;
Value |= (op & UINT64_C(122880)) << 3;
Value |= (op & UINT64_C(4095));
break;
}
case ARM::LDRcp: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: addr
op = getAddrModeImm12OpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(4096)) << 11;
Value |= (op & UINT64_C(4095));
break;
}
case ARM::STLEX:
case ARM::STLEXB:
case ARM::STLEXD:
case ARM::STLEXH:
case ARM::STREX:
case ARM::STREXB:
case ARM::STREXD:
case ARM::STREXH: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: addr
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
break;
}
case ARM::VADDH:
case ARM::VADDS:
case ARM::VDIVH:
case ARM::VDIVS:
case ARM::VMULH:
case ARM::VMULS:
case ARM::VNMULH:
case ARM::VNMULS:
case ARM::VSUBH:
case ARM::VSUBS: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Sd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(1)) << 22;
Value |= (op & UINT64_C(30)) << 11;
// op: Sn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
Value |= (op & UINT64_C(30)) << 15;
Value |= (op & UINT64_C(1)) << 7;
// op: Sm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(1)) << 5;
Value |= (op & UINT64_C(30)) >> 1;
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::VLDRH:
case ARM::VSTRH: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Sd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(1)) << 22;
Value |= (op & UINT64_C(30)) << 11;
// op: addr
op = getAddrMode5FP16OpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(256)) << 15;
Value |= (op & UINT64_C(7680)) << 7;
Value |= (op & UINT64_C(255));
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::VLDRS:
case ARM::VSTRS: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Sd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(1)) << 22;
Value |= (op & UINT64_C(30)) << 11;
// op: addr
op = getAddrMode5OpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(256)) << 15;
Value |= (op & UINT64_C(7680)) << 7;
Value |= (op & UINT64_C(255));
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::VLDR_FPCXTNS_pre:
case ARM::VLDR_FPCXTS_pre:
case ARM::VLDR_FPSCR_NZCVQC_pre:
case ARM::VLDR_FPSCR_pre:
case ARM::VLDR_P0_off:
case ARM::VLDR_VPR_pre:
case ARM::VSTR_FPCXTNS_pre:
case ARM::VSTR_FPCXTS_pre:
case ARM::VSTR_FPSCR_NZCVQC_pre:
case ARM::VSTR_FPSCR_pre:
case ARM::VSTR_P0_off:
case ARM::VSTR_VPR_pre: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: addr
op = getT2AddrModeImm7s4OpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(128)) << 16;
Value |= (op & UINT64_C(3840)) << 8;
Value |= (op & UINT64_C(127));
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::VLDR_FPCXTNS_post:
case ARM::VLDR_FPCXTS_post:
case ARM::VLDR_FPSCR_NZCVQC_post:
case ARM::VLDR_FPSCR_post:
case ARM::VLDR_VPR_post:
case ARM::VSTR_FPCXTNS_post:
case ARM::VSTR_FPCXTS_post:
case ARM::VSTR_FPSCR_NZCVQC_post:
case ARM::VSTR_FPSCR_post:
case ARM::VSTR_VPR_post: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: addr
op = getT2ScaledImmOpValue<7,2>(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(128)) << 16;
Value |= (op & UINT64_C(127));
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::VSHTOH:
case ARM::VSHTOS:
case ARM::VSLTOH:
case ARM::VSLTOS:
case ARM::VTOSHH:
case ARM::VTOSHS:
case ARM::VTOSLH:
case ARM::VTOSLS:
case ARM::VTOUHH:
case ARM::VTOUHS:
case ARM::VTOULH:
case ARM::VTOULS:
case ARM::VUHTOH:
case ARM::VUHTOS:
case ARM::VULTOH:
case ARM::VULTOS: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: fbits
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(1)) << 5;
Value |= (op & UINT64_C(30)) >> 1;
// op: dst
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(1)) << 22;
Value |= (op & UINT64_C(30)) << 11;
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::VSHTOD:
case ARM::VSLTOD:
case ARM::VTOSHD:
case ARM::VTOSLD:
case ARM::VTOUHD:
case ARM::VTOULD:
case ARM::VUHTOD:
case ARM::VULTOD: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: fbits
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(1)) << 5;
Value |= (op & UINT64_C(30)) >> 1;
// op: dst
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::ADCrr:
case ARM::ADDrr:
case ARM::ANDrr:
case ARM::BICrr:
case ARM::EORrr:
case ARM::ORRrr:
case ARM::RSBrr:
case ARM::RSCrr:
case ARM::SBCrr:
case ARM::SUBrr: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: s
op = getCCOutOpValue(MI, 5, Fixups, STI);
op &= UINT64_C(1);
op <<= 20;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::ADCri:
case ARM::ADDri:
case ARM::ANDri:
case ARM::BICri:
case ARM::EORri:
case ARM::ORRri:
case ARM::RSBri:
case ARM::RSCri:
case ARM::SBCri:
case ARM::SUBri: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: s
op = getCCOutOpValue(MI, 5, Fixups, STI);
op &= UINT64_C(1);
op <<= 20;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: imm
op = getModImmOpValue(MI, 2, Fixups, STI);
op &= UINT64_C(4095);
Value |= op;
break;
}
case ARM::MVNsi: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: s
op = getCCOutOpValue(MI, 5, Fixups, STI);
op &= UINT64_C(1);
op <<= 20;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: shift
op = getSORegImmOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(4064));
Value |= (op & UINT64_C(15));
break;
}
case ARM::MOVsi: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: s
op = getCCOutOpValue(MI, 5, Fixups, STI);
op &= UINT64_C(1);
op <<= 20;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: src
op = getSORegImmOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(4064));
Value |= (op & UINT64_C(15));
break;
}
case ARM::MUL: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: s
op = getCCOutOpValue(MI, 5, Fixups, STI);
op &= UINT64_C(1);
op <<= 20;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::VFMAD:
case ARM::VFMSD:
case ARM::VFNMAD:
case ARM::VFNMSD:
case ARM::VMLAD:
case ARM::VMLSD:
case ARM::VNMLAD:
case ARM::VNMLSD: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Dd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(16)) << 18;
Value |= (op & UINT64_C(15)) << 12;
// op: Dn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(15)) << 16;
Value |= (op & UINT64_C(16)) << 3;
// op: Dm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(16)) << 1;
Value |= (op & UINT64_C(15));
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::SXTAB:
case ARM::SXTAB16:
case ARM::SXTAH:
case ARM::UXTAB:
case ARM::UXTAB16:
case ARM::UXTAH: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: rot
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(3);
op <<= 10;
Value |= op;
break;
}
case ARM::SBFX:
case ARM::UBFX: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: lsb
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(31);
op <<= 7;
Value |= op;
// op: width
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(31);
op <<= 16;
Value |= op;
break;
}
case ARM::PKHBT:
case ARM::PKHTB: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: sh
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(31);
op <<= 7;
Value |= op;
break;
}
case ARM::BFI: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: imm
op = getBitfieldInvertedMaskOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(992)) << 11;
Value |= (op & UINT64_C(31)) << 7;
break;
}
case ARM::SSAT:
case ARM::USAT: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: sat_imm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(31);
op <<= 16;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: sh
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(31)) << 7;
Value |= (op & UINT64_C(32)) << 1;
break;
}
case ARM::MLS: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: Ra
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
break;
}
case ARM::SMMLA:
case ARM::SMMLAR:
case ARM::SMMLS:
case ARM::SMMLSR:
case ARM::USADA8: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Ra
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
break;
}
case ARM::CMNzrsr:
case ARM::CMPrsr:
case ARM::TEQrsr:
case ARM::TSTrsr: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: shift
op = getSORegRegOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(3840));
Value |= (op & UINT64_C(96));
Value |= (op & UINT64_C(15));
break;
}
case ARM::SMLAD:
case ARM::SMLADX:
case ARM::SMLSD:
case ARM::SMLSDX: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Ra
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::SMLABB:
case ARM::SMLABT:
case ARM::SMLATB:
case ARM::SMLATT:
case ARM::SMLAWB:
case ARM::SMLAWT: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Ra
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
break;
}
case ARM::LDRB_PRE_IMM:
case ARM::LDR_PRE_IMM: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: addr
op = getAddrModeImm12OpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(4096)) << 11;
Value |= (op & UINT64_C(122880)) << 3;
Value |= (op & UINT64_C(4095));
break;
}
case ARM::LDRBrs:
case ARM::LDRrs:
case ARM::STRBrs:
case ARM::STRrs: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: shift
op = getLdStSORegOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(4096)) << 11;
Value |= (op & UINT64_C(122880)) << 3;
Value |= (op & UINT64_C(4064));
Value |= (op & UINT64_C(15));
break;
}
case ARM::STRB_PRE_IMM:
case ARM::STR_PRE_IMM: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: addr
op = getAddrModeImm12OpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(4096)) << 11;
Value |= (op & UINT64_C(122880)) << 3;
Value |= (op & UINT64_C(4095));
break;
}
case ARM::VFMAH:
case ARM::VFMAS:
case ARM::VFMSH:
case ARM::VFMSS:
case ARM::VFNMAH:
case ARM::VFNMAS:
case ARM::VFNMSH:
case ARM::VFNMSS:
case ARM::VMLAH:
case ARM::VMLAS:
case ARM::VMLSH:
case ARM::VMLSS:
case ARM::VNMLAH:
case ARM::VNMLAS:
case ARM::VNMLSH:
case ARM::VNMLSS: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Sd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(1)) << 22;
Value |= (op & UINT64_C(30)) << 11;
// op: Sn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(30)) << 15;
Value |= (op & UINT64_C(1)) << 7;
// op: Sm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(1)) << 5;
Value |= (op & UINT64_C(30)) >> 1;
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::LDRH:
case ARM::LDRSB:
case ARM::LDRSH:
case ARM::STRH: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: addr
op = getAddrMode3OpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(256)) << 15;
Value |= (op & UINT64_C(8192)) << 9;
Value |= (op & UINT64_C(7680)) << 7;
Value |= (op & UINT64_C(240)) << 4;
Value |= (op & UINT64_C(15));
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
break;
}
case ARM::LDCL_OFFSET:
case ARM::LDCL_PRE:
case ARM::LDC_OFFSET:
case ARM::LDC_PRE:
case ARM::STCL_OFFSET:
case ARM::STCL_PRE:
case ARM::STC_OFFSET:
case ARM::STC_PRE: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: addr
op = getAddrMode5OpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(256)) << 15;
Value |= (op & UINT64_C(7680)) << 7;
Value |= (op & UINT64_C(255));
// op: cop
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: CRd
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
break;
}
case ARM::LDRHTi:
case ARM::LDRSBTi:
case ARM::LDRSHTi: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: addr
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: offset
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(256)) << 15;
Value |= (op & UINT64_C(240)) << 4;
Value |= (op & UINT64_C(15));
break;
}
case ARM::STRHTi: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: addr
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: offset
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(256)) << 15;
Value |= (op & UINT64_C(240)) << 4;
Value |= (op & UINT64_C(15));
break;
}
case ARM::VLDR_P0_pre:
case ARM::VSTR_P0_pre: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: addr
op = getT2AddrModeImm7s4OpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(128)) << 16;
Value |= (op & UINT64_C(3840)) << 8;
Value |= (op & UINT64_C(127));
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::VLDR_P0_post:
case ARM::VSTR_P0_post: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: addr
op = getT2ScaledImmOpValue<7,2>(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(128)) << 16;
Value |= (op & UINT64_C(127));
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::VMOVSRR: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: dst1
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(1)) << 5;
Value |= (op & UINT64_C(30)) >> 1;
// op: src1
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: src2
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::LDCL_POST:
case ARM::LDC_POST:
case ARM::STCL_POST:
case ARM::STC_POST: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: offset
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
Value |= (op & UINT64_C(256)) << 15;
Value |= (op & UINT64_C(255));
// op: addr
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: cop
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: CRd
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
break;
}
case ARM::LDCL_OPTION:
case ARM::LDC_OPTION:
case ARM::STCL_OPTION:
case ARM::STC_OPTION: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: option
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(255);
Value |= op;
// op: addr
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: cop
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: CRd
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
break;
}
case ARM::ADCrsi:
case ARM::ADDrsi:
case ARM::ANDrsi:
case ARM::BICrsi:
case ARM::EORrsi:
case ARM::ORRrsi:
case ARM::RSBrsi:
case ARM::RSCrsi:
case ARM::SBCrsi:
case ARM::SUBrsi: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: s
op = getCCOutOpValue(MI, 6, Fixups, STI);
op &= UINT64_C(1);
op <<= 20;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: shift
op = getSORegImmOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(4064));
Value |= (op & UINT64_C(15));
break;
}
case ARM::MVNsr: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: s
op = getCCOutOpValue(MI, 6, Fixups, STI);
op &= UINT64_C(1);
op <<= 20;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: shift
op = getSORegRegOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(3840));
Value |= (op & UINT64_C(96));
Value |= (op & UINT64_C(15));
break;
}
case ARM::MOVsr: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: s
op = getCCOutOpValue(MI, 6, Fixups, STI);
op &= UINT64_C(1);
op <<= 20;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: src
op = getSORegRegOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(3840));
Value |= (op & UINT64_C(96));
Value |= (op & UINT64_C(15));
break;
}
case ARM::MLA: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: s
op = getCCOutOpValue(MI, 6, Fixups, STI);
op &= UINT64_C(1);
op <<= 20;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: Ra
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
break;
}
case ARM::SMULL:
case ARM::UMULL: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: s
op = getCCOutOpValue(MI, 6, Fixups, STI);
op &= UINT64_C(1);
op <<= 20;
Value |= op;
// op: RdLo
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: RdHi
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::VMOVRRS: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: src1
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(1)) << 5;
Value |= (op & UINT64_C(30)) >> 1;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rt2
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::MRRC: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rt2
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: cop
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: opc1
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 4;
Value |= op;
// op: CRm
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::LDRH_PRE:
case ARM::LDRSB_PRE:
case ARM::LDRSH_PRE: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: addr
op = getAddrMode3OpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(256)) << 15;
Value |= (op & UINT64_C(8192)) << 9;
Value |= (op & UINT64_C(7680)) << 7;
Value |= (op & UINT64_C(240)) << 4;
Value |= (op & UINT64_C(15));
break;
}
case ARM::LDRB_PRE_REG:
case ARM::LDR_PRE_REG: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: addr
op = getLdStSORegOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(4096)) << 11;
Value |= (op & UINT64_C(122880)) << 3;
Value |= (op & UINT64_C(4064));
Value |= (op & UINT64_C(15));
break;
}
case ARM::LDRBT_POST_REG:
case ARM::LDRB_POST_REG:
case ARM::LDRT_POST_REG:
case ARM::LDR_POST_REG: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: offset
op = getAddrMode2OffsetOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(4096)) << 11;
Value |= (op & UINT64_C(4064));
Value |= (op & UINT64_C(15));
// op: addr
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::LDRBT_POST_IMM:
case ARM::LDRB_POST_IMM:
case ARM::LDRT_POST_IMM:
case ARM::LDR_POST_IMM: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: offset
op = getAddrMode2OffsetOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(4096)) << 11;
Value |= (op & UINT64_C(4095));
// op: addr
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::LDRH_POST:
case ARM::LDRSB_POST:
case ARM::LDRSH_POST: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: offset
op = getAddrMode3OffsetOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(256)) << 15;
Value |= (op & UINT64_C(512)) << 13;
Value |= (op & UINT64_C(240)) << 4;
Value |= (op & UINT64_C(15));
// op: addr
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::STRH_PRE: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: addr
op = getAddrMode3OpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(256)) << 15;
Value |= (op & UINT64_C(8192)) << 9;
Value |= (op & UINT64_C(7680)) << 7;
Value |= (op & UINT64_C(240)) << 4;
Value |= (op & UINT64_C(15));
break;
}
case ARM::STRB_PRE_REG:
case ARM::STR_PRE_REG: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: addr
op = getLdStSORegOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(4096)) << 11;
Value |= (op & UINT64_C(122880)) << 3;
Value |= (op & UINT64_C(4064));
Value |= (op & UINT64_C(15));
break;
}
case ARM::STRBT_POST_REG:
case ARM::STRB_POST_REG:
case ARM::STRT_POST_REG:
case ARM::STR_POST_REG: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: offset
op = getAddrMode2OffsetOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(4096)) << 11;
Value |= (op & UINT64_C(4064));
Value |= (op & UINT64_C(15));
// op: addr
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::STRBT_POST_IMM:
case ARM::STRB_POST_IMM:
case ARM::STRT_POST_IMM:
case ARM::STR_POST_IMM: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: offset
op = getAddrMode2OffsetOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(4096)) << 11;
Value |= (op & UINT64_C(4095));
// op: addr
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::STRH_POST: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: offset
op = getAddrMode3OffsetOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(256)) << 15;
Value |= (op & UINT64_C(512)) << 13;
Value |= (op & UINT64_C(240)) << 4;
Value |= (op & UINT64_C(15));
// op: addr
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::MCRR: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rt2
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: cop
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: opc1
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 4;
Value |= op;
// op: CRm
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::LDRD:
case ARM::STRD: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: addr
op = getAddrMode3OpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(256)) << 15;
Value |= (op & UINT64_C(8192)) << 9;
Value |= (op & UINT64_C(7680)) << 7;
Value |= (op & UINT64_C(240)) << 4;
Value |= (op & UINT64_C(15));
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
break;
}
case ARM::LDRHTr:
case ARM::LDRSBTr:
case ARM::LDRSHTr: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: addr
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rm
op = getPostIdxRegOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(16)) << 19;
Value |= (op & UINT64_C(15));
break;
}
case ARM::STRHTr: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: addr
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rm
op = getPostIdxRegOpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(16)) << 19;
Value |= (op & UINT64_C(15));
break;
}
case ARM::ADCrsr:
case ARM::ADDrsr:
case ARM::ANDrsr:
case ARM::BICrsr:
case ARM::EORrsr:
case ARM::ORRrsr:
case ARM::RSBrsr:
case ARM::RSCrsr:
case ARM::SBCrsr:
case ARM::SUBrsr: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: s
op = getCCOutOpValue(MI, 7, Fixups, STI);
op &= UINT64_C(1);
op <<= 20;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: shift
op = getSORegRegOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(3840));
Value |= (op & UINT64_C(96));
Value |= (op & UINT64_C(15));
break;
}
case ARM::UMAAL: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: RdLo
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: RdHi
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::SMLALBB:
case ARM::SMLALBT:
case ARM::SMLALD:
case ARM::SMLALDX:
case ARM::SMLALTB:
case ARM::SMLALTT:
case ARM::SMLSLD:
case ARM::SMLSLDX: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: RdLo
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: RdHi
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::LDRD_PRE: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: addr
op = getAddrMode3OpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(256)) << 15;
Value |= (op & UINT64_C(8192)) << 9;
Value |= (op & UINT64_C(7680)) << 7;
Value |= (op & UINT64_C(240)) << 4;
Value |= (op & UINT64_C(15));
break;
}
case ARM::MRC: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: cop
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: opc1
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(7);
op <<= 21;
Value |= op;
// op: opc2
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(7);
op <<= 5;
Value |= op;
// op: CRm
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: CRn
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::LDRD_POST: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: offset
op = getAddrMode3OffsetOpValue(MI, 4, Fixups, STI);
Value |= (op & UINT64_C(256)) << 15;
Value |= (op & UINT64_C(512)) << 13;
Value |= (op & UINT64_C(240)) << 4;
Value |= (op & UINT64_C(15));
// op: addr
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::STRD_PRE: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: addr
op = getAddrMode3OpValue(MI, 3, Fixups, STI);
Value |= (op & UINT64_C(256)) << 15;
Value |= (op & UINT64_C(8192)) << 9;
Value |= (op & UINT64_C(7680)) << 7;
Value |= (op & UINT64_C(240)) << 4;
Value |= (op & UINT64_C(15));
break;
}
case ARM::STRD_POST: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: offset
op = getAddrMode3OffsetOpValue(MI, 4, Fixups, STI);
Value |= (op & UINT64_C(256)) << 15;
Value |= (op & UINT64_C(512)) << 13;
Value |= (op & UINT64_C(240)) << 4;
Value |= (op & UINT64_C(15));
// op: addr
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::MCR: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: Rt
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: cop
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: opc1
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(7);
op <<= 21;
Value |= op;
// op: opc2
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(7);
op <<= 5;
Value |= op;
// op: CRm
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: CRn
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
break;
}
case ARM::CDP: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: opc1
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 20;
Value |= op;
// op: CRn
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: CRd
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: cop
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: opc2
op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
op &= UINT64_C(7);
op <<= 5;
Value |= op;
// op: CRm
op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::SMLAL:
case ARM::UMLAL: {
// op: p
op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
op &= UINT64_C(15);
op <<= 28;
Value |= op;
// op: s
op = getCCOutOpValue(MI, 8, Fixups, STI);
op &= UINT64_C(1);
op <<= 20;
Value |= op;
// op: RdLo
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 12;
Value |= op;
// op: RdHi
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::tPUSH: {
// op: regs
op = getRegisterListOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(16384)) >> 6;
Value |= (op & UINT64_C(255));
break;
}
case ARM::VSCCLRMS: {
// op: regs
op = getRegisterListOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(256)) << 14;
Value |= (op & UINT64_C(7680)) << 3;
Value |= (op & UINT64_C(255));
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::tPOP: {
// op: regs
op = getRegisterListOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(32768)) >> 7;
Value |= (op & UINT64_C(255));
break;
}
case ARM::VSCCLRMD: {
// op: regs
op = getRegisterListOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(4096)) << 10;
Value |= (op & UINT64_C(3840)) << 4;
Value |= (op & UINT64_C(254));
Value = VFPThumb2PostEncoder(MI, Value, STI);
break;
}
case ARM::t2CLRM: {
// op: regs
op = getRegisterListOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(49152));
Value |= (op & UINT64_C(8191));
break;
}
case ARM::t2MOVr:
case ARM::t2MVNr:
case ARM::t2RRX: {
// op: s
op = getCCOutOpValue(MI, 4, Fixups, STI);
op &= UINT64_C(1);
op <<= 20;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::t2MOVi:
case ARM::t2MVNi: {
// op: s
op = getCCOutOpValue(MI, 4, Fixups, STI);
op &= UINT64_C(1);
op <<= 20;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: imm
op = getT2SOImmOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(2048)) << 15;
Value |= (op & UINT64_C(1792)) << 4;
Value |= (op & UINT64_C(255));
break;
}
case ARM::t2ASRri:
case ARM::t2LSLri:
case ARM::t2LSRri:
case ARM::t2RORri: {
// op: s
op = getCCOutOpValue(MI, 5, Fixups, STI);
op &= UINT64_C(1);
op <<= 20;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
// op: imm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
Value |= (op & UINT64_C(28)) << 10;
Value |= (op & UINT64_C(3)) << 6;
break;
}
case ARM::t2ADCrr:
case ARM::t2ADDrr:
case ARM::t2ANDrr:
case ARM::t2ASRrr:
case ARM::t2BICrr:
case ARM::t2EORrr:
case ARM::t2LSLrr:
case ARM::t2LSRrr:
case ARM::t2ORNrr:
case ARM::t2ORRrr:
case ARM::t2RORrr:
case ARM::t2RSBrr:
case ARM::t2SBCrr:
case ARM::t2SUBrr: {
// op: s
op = getCCOutOpValue(MI, 5, Fixups, STI);
op &= UINT64_C(1);
op <<= 20;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: Rm
op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
op &= UINT64_C(15);
Value |= op;
break;
}
case ARM::t2ADCri:
case ARM::t2ADDri:
case ARM::t2ANDri:
case ARM::t2BICri:
case ARM::t2EORri:
case ARM::t2ORNri:
case ARM::t2ORRri:
case ARM::t2RSBri:
case ARM::t2SBCri:
case ARM::t2SUBri: {
// op: s
op = getCCOutOpValue(MI, 5, Fixups, STI);
op &= UINT64_C(1);
op <<= 20;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: imm
op = getT2SOImmOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(2048)) << 15;
Value |= (op & UINT64_C(1792)) << 4;
Value |= (op & UINT64_C(255));
break;
}
case ARM::t2MVNs: {
// op: s
op = getCCOutOpValue(MI, 5, Fixups, STI);
op &= UINT64_C(1);
op <<= 20;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: ShiftedRm
op = getT2SORegOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(3584)) << 3;
Value |= (op & UINT64_C(480)) >> 1;
Value |= (op & UINT64_C(15));
break;
}
case ARM::t2ADCrs:
case ARM::t2ADDrs:
case ARM::t2ANDrs:
case ARM::t2BICrs:
case ARM::t2EORrs:
case ARM::t2ORNrs:
case ARM::t2ORRrs:
case ARM::t2RSBrs:
case ARM::t2SBCrs:
case ARM::t2SUBrs: {
// op: s
op = getCCOutOpValue(MI, 6, Fixups, STI);
op &= UINT64_C(1);
op <<= 20;
Value |= op;
// op: Rd
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(15);
op <<= 8;
Value |= op;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
op &= UINT64_C(15);
op <<= 16;
Value |= op;
// op: ShiftedRm
op = getT2SORegOpValue(MI, 2, Fixups, STI);
Value |= (op & UINT64_C(3584)) << 3;
Value |= (op & UINT64_C(480)) >> 1;
Value |= (op & UINT64_C(15));
break;
}
case ARM::PLDWrs:
case ARM::PLDrs:
case ARM::PLIrs: {
// op: shift
op = getLdStSORegOpValue(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(4096)) << 11;
Value |= (op & UINT64_C(122880)) << 3;
Value |= (op & UINT64_C(4064));
Value |= (op & UINT64_C(15));
break;
}
case ARM::BLXi: {
// op: target
op = getARMBLXTargetOpValue(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(1)) << 24;
Value |= (op & UINT64_C(33554430)) >> 1;
break;
}
case ARM::tB: {
// op: target
op = getThumbBRTargetOpValue(MI, 0, Fixups, STI);
op &= UINT64_C(2047);
Value |= op;
break;
}
case ARM::t2B: {
// op: target
op = getThumbBranchTargetOpValue(MI, 0, Fixups, STI);
Value |= (op & UINT64_C(8388608)) << 3;
Value |= (op & UINT64_C(2095104)) << 5;
Value |= (op & UINT64_C(4194304)) >> 9;
Value |= (op & UINT64_C(2097152)) >> 10;
Value |= (op & UINT64_C(2047));
break;
}
case ARM::tCBNZ:
case ARM::tCBZ: {
// op: target
op = getThumbCBTargetOpValue(MI, 1, Fixups, STI);
Value |= (op & UINT64_C(32)) << 4;
Value |= (op & UINT64_C(31)) << 3;
// op: Rn
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(7);
Value |= op;
break;
}
case ARM::BKPT:
case ARM::HLT: {
// op: val
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
Value |= (op & UINT64_C(65520)) << 4;
Value |= (op & UINT64_C(15));
break;
}
case ARM::tBKPT: {
// op: val
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(255);
Value |= op;
break;
}
case ARM::tHLT: {
// op: val
op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
op &= UINT64_C(63);
Value |= op;
break;
}
default:
std::string msg;
raw_string_ostream Msg(msg);
Msg << "Not supported instr: " << MI;
report_fatal_error(Msg.str());
}
return Value;
}
#ifdef ENABLE_INSTR_PREDICATE_VERIFIER
#undef ENABLE_INSTR_PREDICATE_VERIFIER
#include <sstream>
// Bits for subtarget features that participate in instruction matching.
enum SubtargetFeatureBits : uint8_t {
Feature_HasV4TBit = 29,
Feature_HasV5TBit = 30,
Feature_HasV5TEBit = 31,
Feature_HasV6Bit = 32,
Feature_HasV6MBit = 34,
Feature_HasV8MBaselineBit = 39,
Feature_HasV8MMainlineBit = 40,
Feature_HasV8_1MMainlineBit = 41,
Feature_HasMVEIntBit = 23,
Feature_HasMVEFloatBit = 22,
Feature_HasFPRegsBit = 15,
Feature_HasFPRegs16Bit = 16,
Feature_HasFPRegs64Bit = 17,
Feature_HasFPRegsV8_1MBit = 18,
Feature_HasV6T2Bit = 35,
Feature_HasV6KBit = 33,
Feature_HasV7Bit = 36,
Feature_HasV8Bit = 38,
Feature_PreV8Bit = 56,
Feature_HasV8_1aBit = 42,
Feature_HasV8_2aBit = 43,
Feature_HasV8_3aBit = 44,
Feature_HasV8_4aBit = 45,
Feature_HasV8_5aBit = 46,
Feature_HasVFP2Bit = 47,
Feature_HasVFP3Bit = 48,
Feature_HasVFP4Bit = 49,
Feature_HasDPVFPBit = 7,
Feature_HasFPARMv8Bit = 14,
Feature_HasNEONBit = 24,
Feature_HasSHA2Bit = 27,
Feature_HasAESBit = 1,
Feature_HasCryptoBit = 4,
Feature_HasDotProdBit = 11,
Feature_HasCRCBit = 3,
Feature_HasRASBit = 25,
Feature_HasLOBBit = 20,
Feature_HasFP16Bit = 12,
Feature_HasFullFP16Bit = 19,
Feature_HasFP16FMLBit = 13,
Feature_HasDivideInThumbBit = 10,
Feature_HasDivideInARMBit = 9,
Feature_HasDSPBit = 8,
Feature_HasDBBit = 5,
Feature_HasDFBBit = 6,
Feature_HasV7ClrexBit = 37,
Feature_HasAcquireReleaseBit = 2,
Feature_HasMPBit = 21,
Feature_HasVirtualizationBit = 50,
Feature_HasTrustZoneBit = 28,
Feature_Has8MSecExtBit = 0,
Feature_IsThumbBit = 54,
Feature_IsThumb2Bit = 55,
Feature_IsMClassBit = 52,
Feature_IsNotMClassBit = 53,
Feature_IsARMBit = 51,
Feature_UseNaClTrapBit = 57,
Feature_UseNegativeImmediatesBit = 58,
Feature_HasSBBit = 26,
};
#ifndef NDEBUG
static const char *SubtargetFeatureNames[] = {
"Feature_Has8MSecExt",
"Feature_HasAES",
"Feature_HasAcquireRelease",
"Feature_HasCRC",
"Feature_HasCrypto",
"Feature_HasDB",
"Feature_HasDFB",
"Feature_HasDPVFP",
"Feature_HasDSP",
"Feature_HasDivideInARM",
"Feature_HasDivideInThumb",
"Feature_HasDotProd",
"Feature_HasFP16",
"Feature_HasFP16FML",
"Feature_HasFPARMv8",
"Feature_HasFPRegs",
"Feature_HasFPRegs16",
"Feature_HasFPRegs64",
"Feature_HasFPRegsV8_1M",
"Feature_HasFullFP16",
"Feature_HasLOB",
"Feature_HasMP",
"Feature_HasMVEFloat",
"Feature_HasMVEInt",
"Feature_HasNEON",
"Feature_HasRAS",
"Feature_HasSB",
"Feature_HasSHA2",
"Feature_HasTrustZone",
"Feature_HasV4T",
"Feature_HasV5T",
"Feature_HasV5TE",
"Feature_HasV6",
"Feature_HasV6K",
"Feature_HasV6M",
"Feature_HasV6T2",
"Feature_HasV7",
"Feature_HasV7Clrex",
"Feature_HasV8",
"Feature_HasV8MBaseline",
"Feature_HasV8MMainline",
"Feature_HasV8_1MMainline",
"Feature_HasV8_1a",
"Feature_HasV8_2a",
"Feature_HasV8_3a",
"Feature_HasV8_4a",
"Feature_HasV8_5a",
"Feature_HasVFP2",
"Feature_HasVFP3",
"Feature_HasVFP4",
"Feature_HasVirtualization",
"Feature_IsARM",
"Feature_IsMClass",
"Feature_IsNotMClass",
"Feature_IsThumb",
"Feature_IsThumb2",
"Feature_PreV8",
"Feature_UseNaClTrap",
"Feature_UseNegativeImmediates",
nullptr
};
#endif // NDEBUG
FeatureBitset ARMMCCodeEmitter::
computeAvailableFeatures(const FeatureBitset& FB) const {
FeatureBitset Features;
if ((FB[ARM::HasV4TOps]))
Features.set(Feature_HasV4TBit);
if ((FB[ARM::HasV5TOps]))
Features.set(Feature_HasV5TBit);
if ((FB[ARM::HasV5TEOps]))
Features.set(Feature_HasV5TEBit);
if ((FB[ARM::HasV6Ops]))
Features.set(Feature_HasV6Bit);
if ((FB[ARM::HasV6MOps]))
Features.set(Feature_HasV6MBit);
if ((FB[ARM::HasV8MBaselineOps]))
Features.set(Feature_HasV8MBaselineBit);
if ((FB[ARM::HasV8MMainlineOps]))
Features.set(Feature_HasV8MMainlineBit);
if ((FB[ARM::HasV8_1MMainlineOps]))
Features.set(Feature_HasV8_1MMainlineBit);
if ((FB[ARM::HasMVEIntegerOps]))
Features.set(Feature_HasMVEIntBit);
if ((FB[ARM::HasMVEFloatOps]))
Features.set(Feature_HasMVEFloatBit);
if ((FB[ARM::FeatureFPRegs]))
Features.set(Feature_HasFPRegsBit);
if ((FB[ARM::FeatureFPRegs16]))
Features.set(Feature_HasFPRegs16Bit);
if ((FB[ARM::FeatureFPRegs64]))
Features.set(Feature_HasFPRegs64Bit);
if ((FB[ARM::FeatureFPRegs]) && (FB[ARM::HasV8_1MMainlineOps]))
Features.set(Feature_HasFPRegsV8_1MBit);
if ((FB[ARM::HasV6T2Ops]))
Features.set(Feature_HasV6T2Bit);
if ((FB[ARM::HasV6KOps]))
Features.set(Feature_HasV6KBit);
if ((FB[ARM::HasV7Ops]))
Features.set(Feature_HasV7Bit);
if ((FB[ARM::HasV8Ops]))
Features.set(Feature_HasV8Bit);
if ((!FB[ARM::HasV8Ops]))
Features.set(Feature_PreV8Bit);
if ((FB[ARM::HasV8_1aOps]))
Features.set(Feature_HasV8_1aBit);
if ((FB[ARM::HasV8_2aOps]))
Features.set(Feature_HasV8_2aBit);
if ((FB[ARM::HasV8_3aOps]))
Features.set(Feature_HasV8_3aBit);
if ((FB[ARM::HasV8_4aOps]))
Features.set(Feature_HasV8_4aBit);
if ((FB[ARM::HasV8_5aOps]))
Features.set(Feature_HasV8_5aBit);
if ((FB[ARM::FeatureVFP2_SP]))
Features.set(Feature_HasVFP2Bit);
if ((FB[ARM::FeatureVFP3_D16_SP]))
Features.set(Feature_HasVFP3Bit);
if ((FB[ARM::FeatureVFP4_D16_SP]))
Features.set(Feature_HasVFP4Bit);
if ((FB[ARM::FeatureFP64]))
Features.set(Feature_HasDPVFPBit);
if ((FB[ARM::FeatureFPARMv8_D16_SP]))
Features.set(Feature_HasFPARMv8Bit);
if ((FB[ARM::FeatureNEON]))
Features.set(Feature_HasNEONBit);
if ((FB[ARM::FeatureSHA2]))
Features.set(Feature_HasSHA2Bit);
if ((FB[ARM::FeatureAES]))
Features.set(Feature_HasAESBit);
if ((FB[ARM::FeatureCrypto]))
Features.set(Feature_HasCryptoBit);
if ((FB[ARM::FeatureDotProd]))
Features.set(Feature_HasDotProdBit);
if ((FB[ARM::FeatureCRC]))
Features.set(Feature_HasCRCBit);
if ((FB[ARM::FeatureRAS]))
Features.set(Feature_HasRASBit);
if ((FB[ARM::FeatureLOB]))
Features.set(Feature_HasLOBBit);
if ((FB[ARM::FeatureFP16]))
Features.set(Feature_HasFP16Bit);
if ((FB[ARM::FeatureFullFP16]))
Features.set(Feature_HasFullFP16Bit);
if ((FB[ARM::FeatureFP16FML]))
Features.set(Feature_HasFP16FMLBit);
if ((FB[ARM::FeatureHWDivThumb]))
Features.set(Feature_HasDivideInThumbBit);
if ((FB[ARM::FeatureHWDivARM]))
Features.set(Feature_HasDivideInARMBit);
if ((FB[ARM::FeatureDSP]))
Features.set(Feature_HasDSPBit);
if ((FB[ARM::FeatureDB]))
Features.set(Feature_HasDBBit);
if ((FB[ARM::FeatureDFB]))
Features.set(Feature_HasDFBBit);
if ((FB[ARM::FeatureV7Clrex]))
Features.set(Feature_HasV7ClrexBit);
if ((FB[ARM::FeatureAcquireRelease]))
Features.set(Feature_HasAcquireReleaseBit);
if ((FB[ARM::FeatureMP]))
Features.set(Feature_HasMPBit);
if ((FB[ARM::FeatureVirtualization]))
Features.set(Feature_HasVirtualizationBit);
if ((FB[ARM::FeatureTrustZone]))
Features.set(Feature_HasTrustZoneBit);
if ((FB[ARM::Feature8MSecExt]))
Features.set(Feature_Has8MSecExtBit);
if ((FB[ARM::ModeThumb]))
Features.set(Feature_IsThumbBit);
if ((FB[ARM::ModeThumb]) && (FB[ARM::FeatureThumb2]))
Features.set(Feature_IsThumb2Bit);
if ((FB[ARM::FeatureMClass]))
Features.set(Feature_IsMClassBit);
if ((!FB[ARM::FeatureMClass]))
Features.set(Feature_IsNotMClassBit);
if ((!FB[ARM::ModeThumb]))
Features.set(Feature_IsARMBit);
if ((FB[ARM::FeatureNaClTrap]))
Features.set(Feature_UseNaClTrapBit);
if ((!FB[ARM::FeatureNoNegativeImmediates]))
Features.set(Feature_UseNegativeImmediatesBit);
if ((FB[ARM::FeatureSB]))
Features.set(Feature_HasSBBit);
return Features;
}
#ifndef NDEBUG
// Feature bitsets.
enum : uint8_t {
CEFBS_None,
CEFBS_Has8MSecExt,
CEFBS_HasDotProd,
CEFBS_HasFP16,
CEFBS_HasFPARMv8,
CEFBS_HasFPRegs,
CEFBS_HasFPRegs16,
CEFBS_HasFPRegs64,
CEFBS_HasFPRegsV8_1M,
CEFBS_HasFullFP16,
CEFBS_HasMVEFloat,
CEFBS_HasMVEInt,
CEFBS_HasNEON,
CEFBS_HasV8_1MMainline,
CEFBS_HasVFP2,
CEFBS_HasVFP3,
CEFBS_HasVFP4,
CEFBS_IsARM,
CEFBS_IsThumb,
CEFBS_IsThumb2,
CEFBS_HasDSP_IsThumb2,
CEFBS_HasFPARMv8_HasDPVFP,
CEFBS_HasFPARMv8_HasV8_3a,
CEFBS_HasFPRegs_HasV8_1MMainline,
CEFBS_HasNEON_HasFP16,
CEFBS_HasNEON_HasFP16FML,
CEFBS_HasNEON_HasFullFP16,
CEFBS_HasNEON_HasV8_1a,
CEFBS_HasNEON_HasV8_3a,
CEFBS_HasNEON_HasVFP4,
CEFBS_HasV8_HasCrypto,
CEFBS_HasV8_HasNEON,
CEFBS_HasV8MMainline_Has8MSecExt,
CEFBS_HasV8_1MMainline_Has8MSecExt,
CEFBS_HasV8_1MMainline_HasFPRegs,
CEFBS_HasV8_1MMainline_HasMVEInt,
CEFBS_HasVFP2_HasDPVFP,
CEFBS_HasVFP3_HasDPVFP,
CEFBS_HasVFP4_HasDPVFP,
CEFBS_IsARM_HasAcquireRelease,
CEFBS_IsARM_HasDB,
CEFBS_IsARM_HasDivideInARM,
CEFBS_IsARM_HasSB,
CEFBS_IsARM_HasTrustZone,
CEFBS_IsARM_HasV4T,
CEFBS_IsARM_HasV5T,
CEFBS_IsARM_HasV5TE,
CEFBS_IsARM_HasV6,
CEFBS_IsARM_HasV6K,
CEFBS_IsARM_HasV6T2,
CEFBS_IsARM_HasV7,
CEFBS_IsARM_HasV8,
CEFBS_IsARM_HasV8_4a,
CEFBS_IsARM_HasVFP2,
CEFBS_IsARM_HasVirtualization,
CEFBS_IsARM_PreV8,
CEFBS_IsARM_UseNaClTrap,
CEFBS_IsThumb_Has8MSecExt,
CEFBS_IsThumb_HasAcquireRelease,
CEFBS_IsThumb_HasDB,
CEFBS_IsThumb_HasV5T,
CEFBS_IsThumb_HasV6,
CEFBS_IsThumb_HasV6M,
CEFBS_IsThumb_HasV7Clrex,
CEFBS_IsThumb_HasV8,
CEFBS_IsThumb_HasV8MBaseline,
CEFBS_IsThumb_HasV8_4a,
CEFBS_IsThumb_HasVirtualization,
CEFBS_IsThumb_IsMClass,
CEFBS_IsThumb_IsNotMClass,
CEFBS_IsThumb2_HasDSP,
CEFBS_IsThumb2_HasSB,
CEFBS_IsThumb2_HasTrustZone,
CEFBS_IsThumb2_HasV7,
CEFBS_IsThumb2_HasV8,
CEFBS_IsThumb2_HasVFP2,
CEFBS_IsThumb2_HasVirtualization,
CEFBS_IsThumb2_IsNotMClass,
CEFBS_IsThumb2_PreV8,
CEFBS_PreV8_IsThumb2,
CEFBS_HasDivideInThumb_IsThumb_HasV8MBaseline,
CEFBS_HasNEON_HasV8_3a_HasFullFP16,
CEFBS_HasV8_HasNEON_HasFullFP16,
CEFBS_IsARM_HasAcquireRelease_HasV7Clrex,
CEFBS_IsARM_HasV7_HasMP,
CEFBS_IsARM_HasV8_HasCRC,
CEFBS_IsARM_HasV8_HasV8_1a,
CEFBS_IsThumb_HasAcquireRelease_HasV7Clrex,
CEFBS_IsThumb_HasV5T_IsNotMClass,
CEFBS_IsThumb2_HasV7_HasMP,
CEFBS_IsThumb2_HasV8_HasCRC,
CEFBS_IsThumb2_HasV8_HasV8_1a,
CEFBS_IsThumb2_HasV8_1MMainline_HasLOB,
CEFBS_IsThumb_HasAcquireRelease_HasV7Clrex_IsNotMClass,
};
static constexpr FeatureBitset FeatureBitsets[] = {
{}, // CEFBS_None
{Feature_Has8MSecExtBit, },
{Feature_HasDotProdBit, },
{Feature_HasFP16Bit, },
{Feature_HasFPARMv8Bit, },
{Feature_HasFPRegsBit, },
{Feature_HasFPRegs16Bit, },
{Feature_HasFPRegs64Bit, },
{Feature_HasFPRegsV8_1MBit, },
{Feature_HasFullFP16Bit, },
{Feature_HasMVEFloatBit, },
{Feature_HasMVEIntBit, },
{Feature_HasNEONBit, },
{Feature_HasV8_1MMainlineBit, },
{Feature_HasVFP2Bit, },
{Feature_HasVFP3Bit, },
{Feature_HasVFP4Bit, },
{Feature_IsARMBit, },
{Feature_IsThumbBit, },
{Feature_IsThumb2Bit, },
{Feature_HasDSPBit, Feature_IsThumb2Bit, },
{Feature_HasFPARMv8Bit, Feature_HasDPVFPBit, },
{Feature_HasFPARMv8Bit, Feature_HasV8_3aBit, },
{Feature_HasFPRegsBit, Feature_HasV8_1MMainlineBit, },
{Feature_HasNEONBit, Feature_HasFP16Bit, },
{Feature_HasNEONBit, Feature_HasFP16FMLBit, },
{Feature_HasNEONBit, Feature_HasFullFP16Bit, },
{Feature_HasNEONBit, Feature_HasV8_1aBit, },
{Feature_HasNEONBit, Feature_HasV8_3aBit, },
{Feature_HasNEONBit, Feature_HasVFP4Bit, },
{Feature_HasV8Bit, Feature_HasCryptoBit, },
{Feature_HasV8Bit, Feature_HasNEONBit, },
{Feature_HasV8MMainlineBit, Feature_Has8MSecExtBit, },
{Feature_HasV8_1MMainlineBit, Feature_Has8MSecExtBit, },
{Feature_HasV8_1MMainlineBit, Feature_HasFPRegsBit, },
{Feature_HasV8_1MMainlineBit, Feature_HasMVEIntBit, },
{Feature_HasVFP2Bit, Feature_HasDPVFPBit, },
{Feature_HasVFP3Bit, Feature_HasDPVFPBit, },
{Feature_HasVFP4Bit, Feature_HasDPVFPBit, },
{Feature_IsARMBit, Feature_HasAcquireReleaseBit, },
{Feature_IsARMBit, Feature_HasDBBit, },
{Feature_IsARMBit, Feature_HasDivideInARMBit, },
{Feature_IsARMBit, Feature_HasSBBit, },
{Feature_IsARMBit, Feature_HasTrustZoneBit, },
{Feature_IsARMBit, Feature_HasV4TBit, },
{Feature_IsARMBit, Feature_HasV5TBit, },
{Feature_IsARMBit, Feature_HasV5TEBit, },
{Feature_IsARMBit, Feature_HasV6Bit, },
{Feature_IsARMBit, Feature_HasV6KBit, },
{Feature_IsARMBit, Feature_HasV6T2Bit, },
{Feature_IsARMBit, Feature_HasV7Bit, },
{Feature_IsARMBit, Feature_HasV8Bit, },
{Feature_IsARMBit, Feature_HasV8_4aBit, },
{Feature_IsARMBit, Feature_HasVFP2Bit, },
{Feature_IsARMBit, Feature_HasVirtualizationBit, },
{Feature_IsARMBit, Feature_PreV8Bit, },
{Feature_IsARMBit, Feature_UseNaClTrapBit, },
{Feature_IsThumbBit, Feature_Has8MSecExtBit, },
{Feature_IsThumbBit, Feature_HasAcquireReleaseBit, },
{Feature_IsThumbBit, Feature_HasDBBit, },
{Feature_IsThumbBit, Feature_HasV5TBit, },
{Feature_IsThumbBit, Feature_HasV6Bit, },
{Feature_IsThumbBit, Feature_HasV6MBit, },
{Feature_IsThumbBit, Feature_HasV7ClrexBit, },
{Feature_IsThumbBit, Feature_HasV8Bit, },
{Feature_IsThumbBit, Feature_HasV8MBaselineBit, },
{Feature_IsThumbBit, Feature_HasV8_4aBit, },
{Feature_IsThumbBit, Feature_HasVirtualizationBit, },
{Feature_IsThumbBit, Feature_IsMClassBit, },
{Feature_IsThumbBit, Feature_IsNotMClassBit, },
{Feature_IsThumb2Bit, Feature_HasDSPBit, },
{Feature_IsThumb2Bit, Feature_HasSBBit, },
{Feature_IsThumb2Bit, Feature_HasTrustZoneBit, },
{Feature_IsThumb2Bit, Feature_HasV7Bit, },
{Feature_IsThumb2Bit, Feature_HasV8Bit, },
{Feature_IsThumb2Bit, Feature_HasVFP2Bit, },
{Feature_IsThumb2Bit, Feature_HasVirtualizationBit, },
{Feature_IsThumb2Bit, Feature_IsNotMClassBit, },
{Feature_IsThumb2Bit, Feature_PreV8Bit, },
{Feature_PreV8Bit, Feature_IsThumb2Bit, },
{Feature_HasDivideInThumbBit, Feature_IsThumbBit, Feature_HasV8MBaselineBit, },
{Feature_HasNEONBit, Feature_HasV8_3aBit, Feature_HasFullFP16Bit, },
{Feature_HasV8Bit, Feature_HasNEONBit, Feature_HasFullFP16Bit, },
{Feature_IsARMBit, Feature_HasAcquireReleaseBit, Feature_HasV7ClrexBit, },
{Feature_IsARMBit, Feature_HasV7Bit, Feature_HasMPBit, },
{Feature_IsARMBit, Feature_HasV8Bit, Feature_HasCRCBit, },
{Feature_IsARMBit, Feature_HasV8Bit, Feature_HasV8_1aBit, },
{Feature_IsThumbBit, Feature_HasAcquireReleaseBit, Feature_HasV7ClrexBit, },
{Feature_IsThumbBit, Feature_HasV5TBit, Feature_IsNotMClassBit, },
{Feature_IsThumb2Bit, Feature_HasV7Bit, Feature_HasMPBit, },
{Feature_IsThumb2Bit, Feature_HasV8Bit, Feature_HasCRCBit, },
{Feature_IsThumb2Bit, Feature_HasV8Bit, Feature_HasV8_1aBit, },
{Feature_IsThumb2Bit, Feature_HasV8_1MMainlineBit, Feature_HasLOBBit, },
{Feature_IsThumbBit, Feature_HasAcquireReleaseBit, Feature_HasV7ClrexBit, Feature_IsNotMClassBit, },
};
#endif // NDEBUG
void ARMMCCodeEmitter::verifyInstructionPredicates(
const MCInst &Inst, const FeatureBitset &AvailableFeatures) const {
#ifndef NDEBUG
static uint8_t RequiredFeaturesRefs[] = {
CEFBS_None, // PHI = 0
CEFBS_None, // INLINEASM = 1
CEFBS_None, // INLINEASM_BR = 2
CEFBS_None, // CFI_INSTRUCTION = 3
CEFBS_None, // EH_LABEL = 4
CEFBS_None, // GC_LABEL = 5
CEFBS_None, // ANNOTATION_LABEL = 6
CEFBS_None, // KILL = 7
CEFBS_None, // EXTRACT_SUBREG = 8
CEFBS_None, // INSERT_SUBREG = 9
CEFBS_None, // IMPLICIT_DEF = 10
CEFBS_None, // SUBREG_TO_REG = 11
CEFBS_None, // COPY_TO_REGCLASS = 12
CEFBS_None, // DBG_VALUE = 13
CEFBS_None, // DBG_LABEL = 14
CEFBS_None, // REG_SEQUENCE = 15
CEFBS_None, // COPY = 16
CEFBS_None, // BUNDLE = 17
CEFBS_None, // LIFETIME_START = 18
CEFBS_None, // LIFETIME_END = 19
CEFBS_None, // STACKMAP = 20
CEFBS_None, // FENTRY_CALL = 21
CEFBS_None, // PATCHPOINT = 22
CEFBS_None, // LOAD_STACK_GUARD = 23
CEFBS_None, // STATEPOINT = 24
CEFBS_None, // LOCAL_ESCAPE = 25
CEFBS_None, // FAULTING_OP = 26
CEFBS_None, // PATCHABLE_OP = 27
CEFBS_None, // PATCHABLE_FUNCTION_ENTER = 28
CEFBS_None, // PATCHABLE_RET = 29
CEFBS_None, // PATCHABLE_FUNCTION_EXIT = 30
CEFBS_None, // PATCHABLE_TAIL_CALL = 31
CEFBS_None, // PATCHABLE_EVENT_CALL = 32
CEFBS_None, // PATCHABLE_TYPED_EVENT_CALL = 33
CEFBS_None, // ICALL_BRANCH_FUNNEL = 34
CEFBS_None, // G_ADD = 35
CEFBS_None, // G_SUB = 36
CEFBS_None, // G_MUL = 37
CEFBS_None, // G_SDIV = 38
CEFBS_None, // G_UDIV = 39
CEFBS_None, // G_SREM = 40
CEFBS_None, // G_UREM = 41
CEFBS_None, // G_AND = 42
CEFBS_None, // G_OR = 43
CEFBS_None, // G_XOR = 44
CEFBS_None, // G_IMPLICIT_DEF = 45
CEFBS_None, // G_PHI = 46
CEFBS_None, // G_FRAME_INDEX = 47
CEFBS_None, // G_GLOBAL_VALUE = 48
CEFBS_None, // G_EXTRACT = 49
CEFBS_None, // G_UNMERGE_VALUES = 50
CEFBS_None, // G_INSERT = 51
CEFBS_None, // G_MERGE_VALUES = 52
CEFBS_None, // G_BUILD_VECTOR = 53
CEFBS_None, // G_BUILD_VECTOR_TRUNC = 54
CEFBS_None, // G_CONCAT_VECTORS = 55
CEFBS_None, // G_PTRTOINT = 56
CEFBS_None, // G_INTTOPTR = 57
CEFBS_None, // G_BITCAST = 58
CEFBS_None, // G_INTRINSIC_TRUNC = 59
CEFBS_None, // G_INTRINSIC_ROUND = 60
CEFBS_None, // G_LOAD = 61
CEFBS_None, // G_SEXTLOAD = 62
CEFBS_None, // G_ZEXTLOAD = 63
CEFBS_None, // G_INDEXED_LOAD = 64
CEFBS_None, // G_INDEXED_SEXTLOAD = 65
CEFBS_None, // G_INDEXED_ZEXTLOAD = 66
CEFBS_None, // G_STORE = 67
CEFBS_None, // G_INDEXED_STORE = 68
CEFBS_None, // G_ATOMIC_CMPXCHG_WITH_SUCCESS = 69
CEFBS_None, // G_ATOMIC_CMPXCHG = 70
CEFBS_None, // G_ATOMICRMW_XCHG = 71
CEFBS_None, // G_ATOMICRMW_ADD = 72
CEFBS_None, // G_ATOMICRMW_SUB = 73
CEFBS_None, // G_ATOMICRMW_AND = 74
CEFBS_None, // G_ATOMICRMW_NAND = 75
CEFBS_None, // G_ATOMICRMW_OR = 76
CEFBS_None, // G_ATOMICRMW_XOR = 77
CEFBS_None, // G_ATOMICRMW_MAX = 78
CEFBS_None, // G_ATOMICRMW_MIN = 79
CEFBS_None, // G_ATOMICRMW_UMAX = 80
CEFBS_None, // G_ATOMICRMW_UMIN = 81
CEFBS_None, // G_ATOMICRMW_FADD = 82
CEFBS_None, // G_ATOMICRMW_FSUB = 83
CEFBS_None, // G_FENCE = 84
CEFBS_None, // G_BRCOND = 85
CEFBS_None, // G_BRINDIRECT = 86
CEFBS_None, // G_INTRINSIC = 87
CEFBS_None, // G_INTRINSIC_W_SIDE_EFFECTS = 88
CEFBS_None, // G_ANYEXT = 89
CEFBS_None, // G_TRUNC = 90
CEFBS_None, // G_CONSTANT = 91
CEFBS_None, // G_FCONSTANT = 92
CEFBS_None, // G_VASTART = 93
CEFBS_None, // G_VAARG = 94
CEFBS_None, // G_SEXT = 95
CEFBS_None, // G_SEXT_INREG = 96
CEFBS_None, // G_ZEXT = 97
CEFBS_None, // G_SHL = 98
CEFBS_None, // G_LSHR = 99
CEFBS_None, // G_ASHR = 100
CEFBS_None, // G_ICMP = 101
CEFBS_None, // G_FCMP = 102
CEFBS_None, // G_SELECT = 103
CEFBS_None, // G_UADDO = 104
CEFBS_None, // G_UADDE = 105
CEFBS_None, // G_USUBO = 106
CEFBS_None, // G_USUBE = 107
CEFBS_None, // G_SADDO = 108
CEFBS_None, // G_SADDE = 109
CEFBS_None, // G_SSUBO = 110
CEFBS_None, // G_SSUBE = 111
CEFBS_None, // G_UMULO = 112
CEFBS_None, // G_SMULO = 113
CEFBS_None, // G_UMULH = 114
CEFBS_None, // G_SMULH = 115
CEFBS_None, // G_FADD = 116
CEFBS_None, // G_FSUB = 117
CEFBS_None, // G_FMUL = 118
CEFBS_None, // G_FMA = 119
CEFBS_None, // G_FMAD = 120
CEFBS_None, // G_FDIV = 121
CEFBS_None, // G_FREM = 122
CEFBS_None, // G_FPOW = 123
CEFBS_None, // G_FEXP = 124
CEFBS_None, // G_FEXP2 = 125
CEFBS_None, // G_FLOG = 126
CEFBS_None, // G_FLOG2 = 127
CEFBS_None, // G_FLOG10 = 128
CEFBS_None, // G_FNEG = 129
CEFBS_None, // G_FPEXT = 130
CEFBS_None, // G_FPTRUNC = 131
CEFBS_None, // G_FPTOSI = 132
CEFBS_None, // G_FPTOUI = 133
CEFBS_None, // G_SITOFP = 134
CEFBS_None, // G_UITOFP = 135
CEFBS_None, // G_FABS = 136
CEFBS_None, // G_FCOPYSIGN = 137
CEFBS_None, // G_FCANONICALIZE = 138
CEFBS_None, // G_FMINNUM = 139
CEFBS_None, // G_FMAXNUM = 140
CEFBS_None, // G_FMINNUM_IEEE = 141
CEFBS_None, // G_FMAXNUM_IEEE = 142
CEFBS_None, // G_FMINIMUM = 143
CEFBS_None, // G_FMAXIMUM = 144
CEFBS_None, // G_GEP = 145
CEFBS_None, // G_PTR_MASK = 146
CEFBS_None, // G_SMIN = 147
CEFBS_None, // G_SMAX = 148
CEFBS_None, // G_UMIN = 149
CEFBS_None, // G_UMAX = 150
CEFBS_None, // G_BR = 151
CEFBS_None, // G_BRJT = 152
CEFBS_None, // G_INSERT_VECTOR_ELT = 153
CEFBS_None, // G_EXTRACT_VECTOR_ELT = 154
CEFBS_None, // G_SHUFFLE_VECTOR = 155
CEFBS_None, // G_CTTZ = 156
CEFBS_None, // G_CTTZ_ZERO_UNDEF = 157
CEFBS_None, // G_CTLZ = 158
CEFBS_None, // G_CTLZ_ZERO_UNDEF = 159
CEFBS_None, // G_CTPOP = 160
CEFBS_None, // G_BSWAP = 161
CEFBS_None, // G_BITREVERSE = 162
CEFBS_None, // G_FCEIL = 163
CEFBS_None, // G_FCOS = 164
CEFBS_None, // G_FSIN = 165
CEFBS_None, // G_FSQRT = 166
CEFBS_None, // G_FFLOOR = 167
CEFBS_None, // G_FRINT = 168
CEFBS_None, // G_FNEARBYINT = 169
CEFBS_None, // G_ADDRSPACE_CAST = 170
CEFBS_None, // G_BLOCK_ADDR = 171
CEFBS_None, // G_JUMP_TABLE = 172
CEFBS_None, // G_DYN_STACKALLOC = 173
CEFBS_IsARM, // ABS = 174
CEFBS_IsARM, // ADDSri = 175
CEFBS_IsARM, // ADDSrr = 176
CEFBS_IsARM, // ADDSrsi = 177
CEFBS_IsARM, // ADDSrsr = 178
CEFBS_None, // ADJCALLSTACKDOWN = 179
CEFBS_None, // ADJCALLSTACKUP = 180
CEFBS_IsARM, // ASRi = 181
CEFBS_IsARM, // ASRr = 182
CEFBS_IsARM, // B = 183
CEFBS_None, // BCCZi64 = 184
CEFBS_None, // BCCi64 = 185
CEFBS_IsARM, // BL_PUSHLR = 186
CEFBS_IsARM, // BMOVPCB_CALL = 187
CEFBS_IsARM, // BMOVPCRX_CALL = 188
CEFBS_IsARM, // BR_JTadd = 189
CEFBS_IsARM, // BR_JTm_i12 = 190
CEFBS_IsARM, // BR_JTm_rs = 191
CEFBS_IsARM, // BR_JTr = 192
CEFBS_IsARM_HasV4T, // BX_CALL = 193
CEFBS_None, // CMP_SWAP_16 = 194
CEFBS_None, // CMP_SWAP_32 = 195
CEFBS_None, // CMP_SWAP_64 = 196
CEFBS_None, // CMP_SWAP_8 = 197
CEFBS_None, // CONSTPOOL_ENTRY = 198
CEFBS_None, // COPY_STRUCT_BYVAL_I32 = 199
CEFBS_None, // CompilerBarrier = 200
CEFBS_IsARM, // ITasm = 201
CEFBS_None, // Int_eh_sjlj_dispatchsetup = 202
CEFBS_IsARM, // Int_eh_sjlj_longjmp = 203
CEFBS_IsARM_HasVFP2, // Int_eh_sjlj_setjmp = 204
CEFBS_IsARM, // Int_eh_sjlj_setjmp_nofp = 205
CEFBS_None, // Int_eh_sjlj_setup_dispatch = 206
CEFBS_None, // JUMPTABLE_ADDRS = 207
CEFBS_None, // JUMPTABLE_INSTS = 208
CEFBS_None, // JUMPTABLE_TBB = 209
CEFBS_None, // JUMPTABLE_TBH = 210
CEFBS_IsARM, // LDMIA_RET = 211
CEFBS_IsARM, // LDRBT_POST = 212
CEFBS_IsARM, // LDRConstPool = 213
CEFBS_IsARM, // LDRLIT_ga_abs = 214
CEFBS_IsARM, // LDRLIT_ga_pcrel = 215
CEFBS_IsARM, // LDRLIT_ga_pcrel_ldr = 216
CEFBS_IsARM, // LDRT_POST = 217
CEFBS_IsARM, // LEApcrel = 218
CEFBS_IsARM, // LEApcrelJT = 219
CEFBS_IsARM, // LSLi = 220
CEFBS_IsARM, // LSLr = 221
CEFBS_IsARM, // LSRi = 222
CEFBS_IsARM, // LSRr = 223
CEFBS_None, // MEMCPY = 224
CEFBS_IsARM, // MLAv5 = 225
CEFBS_IsARM, // MOVCCi = 226
CEFBS_IsARM_HasV6T2, // MOVCCi16 = 227
CEFBS_IsARM_HasV6T2, // MOVCCi32imm = 228
CEFBS_IsARM, // MOVCCr = 229
CEFBS_IsARM, // MOVCCsi = 230
CEFBS_IsARM, // MOVCCsr = 231
CEFBS_IsARM, // MOVPCRX = 232
CEFBS_None, // MOVTi16_ga_pcrel = 233
CEFBS_IsARM, // MOV_ga_pcrel = 234
CEFBS_IsARM, // MOV_ga_pcrel_ldr = 235
CEFBS_None, // MOVi16_ga_pcrel = 236
CEFBS_IsARM, // MOVi32imm = 237
CEFBS_IsARM, // MOVsra_flag = 238
CEFBS_IsARM, // MOVsrl_flag = 239
CEFBS_IsARM, // MULv5 = 240
CEFBS_HasMVEInt, // MVE_VANDIZ0v4i32 = 241
CEFBS_HasMVEInt, // MVE_VANDIZ0v8i16 = 242
CEFBS_HasMVEInt, // MVE_VANDIZ16v4i32 = 243
CEFBS_HasMVEInt, // MVE_VANDIZ24v4i32 = 244
CEFBS_HasMVEInt, // MVE_VANDIZ8v4i32 = 245
CEFBS_HasMVEInt, // MVE_VANDIZ8v8i16 = 246
CEFBS_HasMVEInt, // MVE_VORNIZ0v4i32 = 247
CEFBS_HasMVEInt, // MVE_VORNIZ0v8i16 = 248
CEFBS_HasMVEInt, // MVE_VORNIZ16v4i32 = 249
CEFBS_HasMVEInt, // MVE_VORNIZ24v4i32 = 250
CEFBS_HasMVEInt, // MVE_VORNIZ8v4i32 = 251
CEFBS_HasMVEInt, // MVE_VORNIZ8v8i16 = 252
CEFBS_IsARM, // MVNCCi = 253
CEFBS_IsARM, // PICADD = 254
CEFBS_IsARM, // PICLDR = 255
CEFBS_IsARM, // PICLDRB = 256
CEFBS_IsARM, // PICLDRH = 257
CEFBS_IsARM, // PICLDRSB = 258
CEFBS_IsARM, // PICLDRSH = 259
CEFBS_IsARM, // PICSTR = 260
CEFBS_IsARM, // PICSTRB = 261
CEFBS_IsARM, // PICSTRH = 262
CEFBS_IsARM, // RORi = 263
CEFBS_IsARM, // RORr = 264
CEFBS_IsARM, // RRX = 265
CEFBS_IsARM, // RRXi = 266
CEFBS_IsARM, // RSBSri = 267
CEFBS_IsARM, // RSBSrsi = 268
CEFBS_IsARM, // RSBSrsr = 269
CEFBS_IsARM, // SMLALv5 = 270
CEFBS_IsARM, // SMULLv5 = 271
CEFBS_None, // SPACE = 272
CEFBS_IsARM, // STRBT_POST = 273
CEFBS_IsARM, // STRBi_preidx = 274
CEFBS_IsARM, // STRBr_preidx = 275
CEFBS_IsARM, // STRH_preidx = 276
CEFBS_IsARM, // STRT_POST = 277
CEFBS_IsARM, // STRi_preidx = 278
CEFBS_IsARM, // STRr_preidx = 279
CEFBS_IsARM, // SUBS_PC_LR = 280
CEFBS_IsARM, // SUBSri = 281
CEFBS_IsARM, // SUBSrr = 282
CEFBS_IsARM, // SUBSrsi = 283
CEFBS_IsARM, // SUBSrsr = 284
CEFBS_IsARM, // TAILJMPd = 285
CEFBS_IsARM_HasV4T, // TAILJMPr = 286
CEFBS_IsARM, // TAILJMPr4 = 287
CEFBS_None, // TCRETURNdi = 288
CEFBS_None, // TCRETURNri = 289
CEFBS_IsARM, // TPsoft = 290
CEFBS_IsARM, // UMLALv5 = 291
CEFBS_IsARM, // UMULLv5 = 292
CEFBS_HasNEON, // VLD1LNdAsm_16 = 293
CEFBS_HasNEON, // VLD1LNdAsm_32 = 294
CEFBS_HasNEON, // VLD1LNdAsm_8 = 295
CEFBS_HasNEON, // VLD1LNdWB_fixed_Asm_16 = 296
CEFBS_HasNEON, // VLD1LNdWB_fixed_Asm_32 = 297
CEFBS_HasNEON, // VLD1LNdWB_fixed_Asm_8 = 298
CEFBS_HasNEON, // VLD1LNdWB_register_Asm_16 = 299
CEFBS_HasNEON, // VLD1LNdWB_register_Asm_32 = 300
CEFBS_HasNEON, // VLD1LNdWB_register_Asm_8 = 301
CEFBS_HasNEON, // VLD2LNdAsm_16 = 302
CEFBS_HasNEON, // VLD2LNdAsm_32 = 303
CEFBS_HasNEON, // VLD2LNdAsm_8 = 304
CEFBS_HasNEON, // VLD2LNdWB_fixed_Asm_16 = 305
CEFBS_HasNEON, // VLD2LNdWB_fixed_Asm_32 = 306
CEFBS_HasNEON, // VLD2LNdWB_fixed_Asm_8 = 307
CEFBS_HasNEON, // VLD2LNdWB_register_Asm_16 = 308
CEFBS_HasNEON, // VLD2LNdWB_register_Asm_32 = 309
CEFBS_HasNEON, // VLD2LNdWB_register_Asm_8 = 310
CEFBS_HasNEON, // VLD2LNqAsm_16 = 311
CEFBS_HasNEON, // VLD2LNqAsm_32 = 312
CEFBS_HasNEON, // VLD2LNqWB_fixed_Asm_16 = 313
CEFBS_HasNEON, // VLD2LNqWB_fixed_Asm_32 = 314
CEFBS_HasNEON, // VLD2LNqWB_register_Asm_16 = 315
CEFBS_HasNEON, // VLD2LNqWB_register_Asm_32 = 316
CEFBS_HasNEON, // VLD3DUPdAsm_16 = 317
CEFBS_HasNEON, // VLD3DUPdAsm_32 = 318
CEFBS_HasNEON, // VLD3DUPdAsm_8 = 319
CEFBS_HasNEON, // VLD3DUPdWB_fixed_Asm_16 = 320
CEFBS_HasNEON, // VLD3DUPdWB_fixed_Asm_32 = 321
CEFBS_HasNEON, // VLD3DUPdWB_fixed_Asm_8 = 322
CEFBS_HasNEON, // VLD3DUPdWB_register_Asm_16 = 323
CEFBS_HasNEON, // VLD3DUPdWB_register_Asm_32 = 324
CEFBS_HasNEON, // VLD3DUPdWB_register_Asm_8 = 325
CEFBS_HasNEON, // VLD3DUPqAsm_16 = 326
CEFBS_HasNEON, // VLD3DUPqAsm_32 = 327
CEFBS_HasNEON, // VLD3DUPqAsm_8 = 328
CEFBS_HasNEON, // VLD3DUPqWB_fixed_Asm_16 = 329
CEFBS_HasNEON, // VLD3DUPqWB_fixed_Asm_32 = 330
CEFBS_HasNEON, // VLD3DUPqWB_fixed_Asm_8 = 331
CEFBS_HasNEON, // VLD3DUPqWB_register_Asm_16 = 332
CEFBS_HasNEON, // VLD3DUPqWB_register_Asm_32 = 333
CEFBS_HasNEON, // VLD3DUPqWB_register_Asm_8 = 334
CEFBS_HasNEON, // VLD3LNdAsm_16 = 335
CEFBS_HasNEON, // VLD3LNdAsm_32 = 336
CEFBS_HasNEON, // VLD3LNdAsm_8 = 337
CEFBS_HasNEON, // VLD3LNdWB_fixed_Asm_16 = 338
CEFBS_HasNEON, // VLD3LNdWB_fixed_Asm_32 = 339
CEFBS_HasNEON, // VLD3LNdWB_fixed_Asm_8 = 340
CEFBS_HasNEON, // VLD3LNdWB_register_Asm_16 = 341
CEFBS_HasNEON, // VLD3LNdWB_register_Asm_32 = 342
CEFBS_HasNEON, // VLD3LNdWB_register_Asm_8 = 343
CEFBS_HasNEON, // VLD3LNqAsm_16 = 344
CEFBS_HasNEON, // VLD3LNqAsm_32 = 345
CEFBS_HasNEON, // VLD3LNqWB_fixed_Asm_16 = 346
CEFBS_HasNEON, // VLD3LNqWB_fixed_Asm_32 = 347
CEFBS_HasNEON, // VLD3LNqWB_register_Asm_16 = 348
CEFBS_HasNEON, // VLD3LNqWB_register_Asm_32 = 349
CEFBS_HasNEON, // VLD3dAsm_16 = 350
CEFBS_HasNEON, // VLD3dAsm_32 = 351
CEFBS_HasNEON, // VLD3dAsm_8 = 352
CEFBS_HasNEON, // VLD3dWB_fixed_Asm_16 = 353
CEFBS_HasNEON, // VLD3dWB_fixed_Asm_32 = 354
CEFBS_HasNEON, // VLD3dWB_fixed_Asm_8 = 355
CEFBS_HasNEON, // VLD3dWB_register_Asm_16 = 356
CEFBS_HasNEON, // VLD3dWB_register_Asm_32 = 357
CEFBS_HasNEON, // VLD3dWB_register_Asm_8 = 358
CEFBS_HasNEON, // VLD3qAsm_16 = 359
CEFBS_HasNEON, // VLD3qAsm_32 = 360
CEFBS_HasNEON, // VLD3qAsm_8 = 361
CEFBS_HasNEON, // VLD3qWB_fixed_Asm_16 = 362
CEFBS_HasNEON, // VLD3qWB_fixed_Asm_32 = 363
CEFBS_HasNEON, // VLD3qWB_fixed_Asm_8 = 364
CEFBS_HasNEON, // VLD3qWB_register_Asm_16 = 365
CEFBS_HasNEON, // VLD3qWB_register_Asm_32 = 366
CEFBS_HasNEON, // VLD3qWB_register_Asm_8 = 367
CEFBS_HasNEON, // VLD4DUPdAsm_16 = 368
CEFBS_HasNEON, // VLD4DUPdAsm_32 = 369
CEFBS_HasNEON, // VLD4DUPdAsm_8 = 370
CEFBS_HasNEON, // VLD4DUPdWB_fixed_Asm_16 = 371
CEFBS_HasNEON, // VLD4DUPdWB_fixed_Asm_32 = 372
CEFBS_HasNEON, // VLD4DUPdWB_fixed_Asm_8 = 373
CEFBS_HasNEON, // VLD4DUPdWB_register_Asm_16 = 374
CEFBS_HasNEON, // VLD4DUPdWB_register_Asm_32 = 375
CEFBS_HasNEON, // VLD4DUPdWB_register_Asm_8 = 376
CEFBS_HasNEON, // VLD4DUPqAsm_16 = 377
CEFBS_HasNEON, // VLD4DUPqAsm_32 = 378
CEFBS_HasNEON, // VLD4DUPqAsm_8 = 379
CEFBS_HasNEON, // VLD4DUPqWB_fixed_Asm_16 = 380
CEFBS_HasNEON, // VLD4DUPqWB_fixed_Asm_32 = 381
CEFBS_HasNEON, // VLD4DUPqWB_fixed_Asm_8 = 382
CEFBS_HasNEON, // VLD4DUPqWB_register_Asm_16 = 383
CEFBS_HasNEON, // VLD4DUPqWB_register_Asm_32 = 384
CEFBS_HasNEON, // VLD4DUPqWB_register_Asm_8 = 385
CEFBS_HasNEON, // VLD4LNdAsm_16 = 386
CEFBS_HasNEON, // VLD4LNdAsm_32 = 387
CEFBS_HasNEON, // VLD4LNdAsm_8 = 388
CEFBS_HasNEON, // VLD4LNdWB_fixed_Asm_16 = 389
CEFBS_HasNEON, // VLD4LNdWB_fixed_Asm_32 = 390
CEFBS_HasNEON, // VLD4LNdWB_fixed_Asm_8 = 391
CEFBS_HasNEON, // VLD4LNdWB_register_Asm_16 = 392
CEFBS_HasNEON, // VLD4LNdWB_register_Asm_32 = 393
CEFBS_HasNEON, // VLD4LNdWB_register_Asm_8 = 394
CEFBS_HasNEON, // VLD4LNqAsm_16 = 395
CEFBS_HasNEON, // VLD4LNqAsm_32 = 396
CEFBS_HasNEON, // VLD4LNqWB_fixed_Asm_16 = 397
CEFBS_HasNEON, // VLD4LNqWB_fixed_Asm_32 = 398
CEFBS_HasNEON, // VLD4LNqWB_register_Asm_16 = 399
CEFBS_HasNEON, // VLD4LNqWB_register_Asm_32 = 400
CEFBS_HasNEON, // VLD4dAsm_16 = 401
CEFBS_HasNEON, // VLD4dAsm_32 = 402
CEFBS_HasNEON, // VLD4dAsm_8 = 403
CEFBS_HasNEON, // VLD4dWB_fixed_Asm_16 = 404
CEFBS_HasNEON, // VLD4dWB_fixed_Asm_32 = 405
CEFBS_HasNEON, // VLD4dWB_fixed_Asm_8 = 406
CEFBS_HasNEON, // VLD4dWB_register_Asm_16 = 407
CEFBS_HasNEON, // VLD4dWB_register_Asm_32 = 408
CEFBS_HasNEON, // VLD4dWB_register_Asm_8 = 409
CEFBS_HasNEON, // VLD4qAsm_16 = 410
CEFBS_HasNEON, // VLD4qAsm_32 = 411
CEFBS_HasNEON, // VLD4qAsm_8 = 412
CEFBS_HasNEON, // VLD4qWB_fixed_Asm_16 = 413
CEFBS_HasNEON, // VLD4qWB_fixed_Asm_32 = 414
CEFBS_HasNEON, // VLD4qWB_fixed_Asm_8 = 415
CEFBS_HasNEON, // VLD4qWB_register_Asm_16 = 416
CEFBS_HasNEON, // VLD4qWB_register_Asm_32 = 417
CEFBS_HasNEON, // VLD4qWB_register_Asm_8 = 418
CEFBS_None, // VMOVD0 = 419
CEFBS_HasFPRegs64, // VMOVDcc = 420
CEFBS_None, // VMOVQ0 = 421
CEFBS_HasFPRegs, // VMOVScc = 422
CEFBS_HasNEON, // VST1LNdAsm_16 = 423
CEFBS_HasNEON, // VST1LNdAsm_32 = 424
CEFBS_HasNEON, // VST1LNdAsm_8 = 425
CEFBS_HasNEON, // VST1LNdWB_fixed_Asm_16 = 426
CEFBS_HasNEON, // VST1LNdWB_fixed_Asm_32 = 427
CEFBS_HasNEON, // VST1LNdWB_fixed_Asm_8 = 428
CEFBS_HasNEON, // VST1LNdWB_register_Asm_16 = 429
CEFBS_HasNEON, // VST1LNdWB_register_Asm_32 = 430
CEFBS_HasNEON, // VST1LNdWB_register_Asm_8 = 431
CEFBS_HasNEON, // VST2LNdAsm_16 = 432
CEFBS_HasNEON, // VST2LNdAsm_32 = 433
CEFBS_HasNEON, // VST2LNdAsm_8 = 434
CEFBS_HasNEON, // VST2LNdWB_fixed_Asm_16 = 435
CEFBS_HasNEON, // VST2LNdWB_fixed_Asm_32 = 436
CEFBS_HasNEON, // VST2LNdWB_fixed_Asm_8 = 437
CEFBS_HasNEON, // VST2LNdWB_register_Asm_16 = 438
CEFBS_HasNEON, // VST2LNdWB_register_Asm_32 = 439
CEFBS_HasNEON, // VST2LNdWB_register_Asm_8 = 440
CEFBS_HasNEON, // VST2LNqAsm_16 = 441
CEFBS_HasNEON, // VST2LNqAsm_32 = 442
CEFBS_HasNEON, // VST2LNqWB_fixed_Asm_16 = 443
CEFBS_HasNEON, // VST2LNqWB_fixed_Asm_32 = 444
CEFBS_HasNEON, // VST2LNqWB_register_Asm_16 = 445
CEFBS_HasNEON, // VST2LNqWB_register_Asm_32 = 446
CEFBS_HasNEON, // VST3LNdAsm_16 = 447
CEFBS_HasNEON, // VST3LNdAsm_32 = 448
CEFBS_HasNEON, // VST3LNdAsm_8 = 449
CEFBS_HasNEON, // VST3LNdWB_fixed_Asm_16 = 450
CEFBS_HasNEON, // VST3LNdWB_fixed_Asm_32 = 451
CEFBS_HasNEON, // VST3LNdWB_fixed_Asm_8 = 452
CEFBS_HasNEON, // VST3LNdWB_register_Asm_16 = 453
CEFBS_HasNEON, // VST3LNdWB_register_Asm_32 = 454
CEFBS_HasNEON, // VST3LNdWB_register_Asm_8 = 455
CEFBS_HasNEON, // VST3LNqAsm_16 = 456
CEFBS_HasNEON, // VST3LNqAsm_32 = 457
CEFBS_HasNEON, // VST3LNqWB_fixed_Asm_16 = 458
CEFBS_HasNEON, // VST3LNqWB_fixed_Asm_32 = 459
CEFBS_HasNEON, // VST3LNqWB_register_Asm_16 = 460
CEFBS_HasNEON, // VST3LNqWB_register_Asm_32 = 461
CEFBS_HasNEON, // VST3dAsm_16 = 462
CEFBS_HasNEON, // VST3dAsm_32 = 463
CEFBS_HasNEON, // VST3dAsm_8 = 464
CEFBS_HasNEON, // VST3dWB_fixed_Asm_16 = 465
CEFBS_HasNEON, // VST3dWB_fixed_Asm_32 = 466
CEFBS_HasNEON, // VST3dWB_fixed_Asm_8 = 467
CEFBS_HasNEON, // VST3dWB_register_Asm_16 = 468
CEFBS_HasNEON, // VST3dWB_register_Asm_32 = 469
CEFBS_HasNEON, // VST3dWB_register_Asm_8 = 470
CEFBS_HasNEON, // VST3qAsm_16 = 471
CEFBS_HasNEON, // VST3qAsm_32 = 472
CEFBS_HasNEON, // VST3qAsm_8 = 473
CEFBS_HasNEON, // VST3qWB_fixed_Asm_16 = 474
CEFBS_HasNEON, // VST3qWB_fixed_Asm_32 = 475
CEFBS_HasNEON, // VST3qWB_fixed_Asm_8 = 476
CEFBS_HasNEON, // VST3qWB_register_Asm_16 = 477
CEFBS_HasNEON, // VST3qWB_register_Asm_32 = 478
CEFBS_HasNEON, // VST3qWB_register_Asm_8 = 479
CEFBS_HasNEON, // VST4LNdAsm_16 = 480
CEFBS_HasNEON, // VST4LNdAsm_32 = 481
CEFBS_HasNEON, // VST4LNdAsm_8 = 482
CEFBS_HasNEON, // VST4LNdWB_fixed_Asm_16 = 483
CEFBS_HasNEON, // VST4LNdWB_fixed_Asm_32 = 484
CEFBS_HasNEON, // VST4LNdWB_fixed_Asm_8 = 485
CEFBS_HasNEON, // VST4LNdWB_register_Asm_16 = 486
CEFBS_HasNEON, // VST4LNdWB_register_Asm_32 = 487
CEFBS_HasNEON, // VST4LNdWB_register_Asm_8 = 488
CEFBS_HasNEON, // VST4LNqAsm_16 = 489
CEFBS_HasNEON, // VST4LNqAsm_32 = 490
CEFBS_HasNEON, // VST4LNqWB_fixed_Asm_16 = 491
CEFBS_HasNEON, // VST4LNqWB_fixed_Asm_32 = 492
CEFBS_HasNEON, // VST4LNqWB_register_Asm_16 = 493
CEFBS_HasNEON, // VST4LNqWB_register_Asm_32 = 494
CEFBS_HasNEON, // VST4dAsm_16 = 495
CEFBS_HasNEON, // VST4dAsm_32 = 496
CEFBS_HasNEON, // VST4dAsm_8 = 497
CEFBS_HasNEON, // VST4dWB_fixed_Asm_16 = 498
CEFBS_HasNEON, // VST4dWB_fixed_Asm_32 = 499
CEFBS_HasNEON, // VST4dWB_fixed_Asm_8 = 500
CEFBS_HasNEON, // VST4dWB_register_Asm_16 = 501
CEFBS_HasNEON, // VST4dWB_register_Asm_32 = 502
CEFBS_HasNEON, // VST4dWB_register_Asm_8 = 503
CEFBS_HasNEON, // VST4qAsm_16 = 504
CEFBS_HasNEON, // VST4qAsm_32 = 505
CEFBS_HasNEON, // VST4qAsm_8 = 506
CEFBS_HasNEON, // VST4qWB_fixed_Asm_16 = 507
CEFBS_HasNEON, // VST4qWB_fixed_Asm_32 = 508
CEFBS_HasNEON, // VST4qWB_fixed_Asm_8 = 509
CEFBS_HasNEON, // VST4qWB_register_Asm_16 = 510
CEFBS_HasNEON, // VST4qWB_register_Asm_32 = 511
CEFBS_HasNEON, // VST4qWB_register_Asm_8 = 512
CEFBS_None, // WIN__CHKSTK = 513
CEFBS_None, // WIN__DBZCHK = 514
CEFBS_IsThumb2, // t2ABS = 515
CEFBS_IsThumb2, // t2ADDSri = 516
CEFBS_IsThumb2, // t2ADDSrr = 517
CEFBS_IsThumb2, // t2ADDSrs = 518
CEFBS_IsThumb2_HasV8_1MMainline_HasLOB, // t2BF_LabelPseudo = 519
CEFBS_IsThumb_HasV8MBaseline, // t2BR_JT = 520
CEFBS_IsThumb2, // t2DoLoopStart = 521
CEFBS_IsThumb2, // t2LDMIA_RET = 522
CEFBS_IsThumb2, // t2LDRBpcrel = 523
CEFBS_IsThumb2, // t2LDRConstPool = 524
CEFBS_IsThumb2, // t2LDRHpcrel = 525
CEFBS_IsThumb2, // t2LDRSBpcrel = 526
CEFBS_IsThumb2, // t2LDRSHpcrel = 527
CEFBS_IsThumb2, // t2LDRpci_pic = 528
CEFBS_IsThumb2, // t2LDRpcrel = 529
CEFBS_IsThumb2, // t2LEApcrel = 530
CEFBS_IsThumb2, // t2LEApcrelJT = 531
CEFBS_IsThumb2, // t2LoopDec = 532
CEFBS_IsThumb2, // t2LoopEnd = 533
CEFBS_IsThumb2, // t2MOVCCasr = 534
CEFBS_IsThumb2, // t2MOVCCi = 535
CEFBS_IsThumb2, // t2MOVCCi16 = 536
CEFBS_IsThumb2, // t2MOVCCi32imm = 537
CEFBS_IsThumb2, // t2MOVCClsl = 538
CEFBS_IsThumb2, // t2MOVCClsr = 539
CEFBS_IsThumb2, // t2MOVCCr = 540
CEFBS_IsThumb2, // t2MOVCCror = 541
CEFBS_IsThumb2, // t2MOVSsi = 542
CEFBS_IsThumb2, // t2MOVSsr = 543
CEFBS_IsThumb_HasV8MBaseline, // t2MOVTi16_ga_pcrel = 544
CEFBS_IsThumb_HasV8MBaseline, // t2MOV_ga_pcrel = 545
CEFBS_None, // t2MOVi16_ga_pcrel = 546
CEFBS_IsThumb, // t2MOVi32imm = 547
CEFBS_IsThumb2, // t2MOVsi = 548
CEFBS_IsThumb2, // t2MOVsr = 549
CEFBS_IsThumb2, // t2MVNCCi = 550
CEFBS_IsThumb2, // t2RSBSri = 551
CEFBS_IsThumb2, // t2RSBSrs = 552
CEFBS_IsThumb2, // t2STRB_preidx = 553
CEFBS_IsThumb2, // t2STRH_preidx = 554
CEFBS_IsThumb2, // t2STR_preidx = 555
CEFBS_IsThumb2, // t2SUBSri = 556
CEFBS_IsThumb2, // t2SUBSrr = 557
CEFBS_IsThumb2, // t2SUBSrs = 558
CEFBS_IsThumb2, // t2TBB_JT = 559
CEFBS_IsThumb2, // t2TBH_JT = 560
CEFBS_IsThumb2, // t2WhileLoopStart = 561
CEFBS_None, // tADCS = 562
CEFBS_None, // tADDSi3 = 563
CEFBS_None, // tADDSi8 = 564
CEFBS_None, // tADDSrr = 565
CEFBS_IsThumb, // tADDframe = 566
CEFBS_IsThumb, // tADJCALLSTACKDOWN = 567
CEFBS_IsThumb, // tADJCALLSTACKUP = 568
CEFBS_IsThumb, // tBL_PUSHLR = 569
CEFBS_IsThumb, // tBRIND = 570
CEFBS_IsThumb, // tBR_JTr = 571
CEFBS_IsThumb, // tBX_CALL = 572
CEFBS_IsThumb, // tBX_RET = 573
CEFBS_IsThumb, // tBX_RET_vararg = 574
CEFBS_IsThumb, // tBfar = 575
CEFBS_IsThumb, // tLDMIA_UPD = 576
CEFBS_IsThumb, // tLDRConstPool = 577
CEFBS_IsThumb, // tLDRLIT_ga_abs = 578
CEFBS_IsThumb, // tLDRLIT_ga_pcrel = 579
CEFBS_IsThumb, // tLDR_postidx = 580
CEFBS_IsThumb, // tLDRpci_pic = 581
CEFBS_IsThumb, // tLEApcrel = 582
CEFBS_IsThumb, // tLEApcrelJT = 583
CEFBS_None, // tLSLSri = 584
CEFBS_None, // tMOVCCr_pseudo = 585
CEFBS_IsThumb, // tPOP_RET = 586
CEFBS_None, // tRSBS = 587
CEFBS_None, // tSBCS = 588
CEFBS_None, // tSUBSi3 = 589
CEFBS_None, // tSUBSi8 = 590
CEFBS_None, // tSUBSrr = 591
CEFBS_IsThumb2, // tTAILJMPd = 592
CEFBS_IsThumb, // tTAILJMPdND = 593
CEFBS_IsThumb, // tTAILJMPr = 594
CEFBS_IsThumb, // tTBB_JT = 595
CEFBS_IsThumb, // tTBH_JT = 596
CEFBS_IsThumb, // tTPsoft = 597
CEFBS_IsARM, // ADCri = 598
CEFBS_IsARM, // ADCrr = 599
CEFBS_IsARM, // ADCrsi = 600
CEFBS_IsARM, // ADCrsr = 601
CEFBS_IsARM, // ADDri = 602
CEFBS_IsARM, // ADDrr = 603
CEFBS_IsARM, // ADDrsi = 604
CEFBS_IsARM, // ADDrsr = 605
CEFBS_IsARM, // ADR = 606
CEFBS_HasV8_HasCrypto, // AESD = 607
CEFBS_HasV8_HasCrypto, // AESE = 608
CEFBS_HasV8_HasCrypto, // AESIMC = 609
CEFBS_HasV8_HasCrypto, // AESMC = 610
CEFBS_IsARM, // ANDri = 611
CEFBS_IsARM, // ANDrr = 612
CEFBS_IsARM, // ANDrsi = 613
CEFBS_IsARM, // ANDrsr = 614
CEFBS_IsARM_HasV6T2, // BFC = 615
CEFBS_IsARM_HasV6T2, // BFI = 616
CEFBS_IsARM, // BICri = 617
CEFBS_IsARM, // BICrr = 618
CEFBS_IsARM, // BICrsi = 619
CEFBS_IsARM, // BICrsr = 620
CEFBS_IsARM, // BKPT = 621
CEFBS_IsARM, // BL = 622
CEFBS_IsARM_HasV5T, // BLX = 623
CEFBS_IsARM_HasV5T, // BLX_pred = 624
CEFBS_IsARM_HasV5T, // BLXi = 625
CEFBS_IsARM, // BL_pred = 626
CEFBS_IsARM_HasV4T, // BX = 627
CEFBS_IsARM, // BXJ = 628
CEFBS_IsARM_HasV4T, // BX_RET = 629
CEFBS_IsARM_HasV4T, // BX_pred = 630
CEFBS_IsARM, // Bcc = 631
CEFBS_IsARM_PreV8, // CDP = 632
CEFBS_IsARM_PreV8, // CDP2 = 633
CEFBS_IsARM_HasV6K, // CLREX = 634
CEFBS_IsARM_HasV5T, // CLZ = 635
CEFBS_IsARM, // CMNri = 636
CEFBS_IsARM, // CMNzrr = 637
CEFBS_IsARM, // CMNzrsi = 638
CEFBS_IsARM, // CMNzrsr = 639
CEFBS_IsARM, // CMPri = 640
CEFBS_IsARM, // CMPrr = 641
CEFBS_IsARM, // CMPrsi = 642
CEFBS_IsARM, // CMPrsr = 643
CEFBS_IsARM, // CPS1p = 644
CEFBS_IsARM, // CPS2p = 645
CEFBS_IsARM, // CPS3p = 646
CEFBS_IsARM_HasV8_HasCRC, // CRC32B = 647
CEFBS_IsARM_HasV8_HasCRC, // CRC32CB = 648
CEFBS_IsARM_HasV8_HasCRC, // CRC32CH = 649
CEFBS_IsARM_HasV8_HasCRC, // CRC32CW = 650
CEFBS_IsARM_HasV8_HasCRC, // CRC32H = 651
CEFBS_IsARM_HasV8_HasCRC, // CRC32W = 652
CEFBS_IsARM_HasV7, // DBG = 653
CEFBS_IsARM_HasDB, // DMB = 654
CEFBS_IsARM_HasDB, // DSB = 655
CEFBS_IsARM, // EORri = 656
CEFBS_IsARM, // EORrr = 657
CEFBS_IsARM, // EORrsi = 658
CEFBS_IsARM, // EORrsr = 659
CEFBS_IsARM_HasVirtualization, // ERET = 660
CEFBS_HasVFP3_HasDPVFP, // FCONSTD = 661
CEFBS_HasFullFP16, // FCONSTH = 662
CEFBS_HasVFP3, // FCONSTS = 663
CEFBS_HasFPRegs, // FLDMXDB_UPD = 664
CEFBS_HasFPRegs, // FLDMXIA = 665
CEFBS_HasFPRegs, // FLDMXIA_UPD = 666
CEFBS_HasFPRegs, // FMSTAT = 667
CEFBS_HasFPRegs, // FSTMXDB_UPD = 668
CEFBS_HasFPRegs, // FSTMXIA = 669
CEFBS_HasFPRegs, // FSTMXIA_UPD = 670
CEFBS_IsARM_HasV6, // HINT = 671
CEFBS_IsARM_HasV8, // HLT = 672
CEFBS_IsARM_HasVirtualization, // HVC = 673
CEFBS_IsARM_HasDB, // ISB = 674
CEFBS_IsARM_HasAcquireRelease, // LDA = 675
CEFBS_IsARM_HasAcquireRelease, // LDAB = 676
CEFBS_IsARM_HasAcquireRelease_HasV7Clrex, // LDAEX = 677
CEFBS_IsARM_HasAcquireRelease_HasV7Clrex, // LDAEXB = 678
CEFBS_IsARM_HasAcquireRelease_HasV7Clrex, // LDAEXD = 679
CEFBS_IsARM_HasAcquireRelease_HasV7Clrex, // LDAEXH = 680
CEFBS_IsARM_HasAcquireRelease, // LDAH = 681
CEFBS_IsARM_PreV8, // LDC2L_OFFSET = 682
CEFBS_IsARM_PreV8, // LDC2L_OPTION = 683
CEFBS_IsARM_PreV8, // LDC2L_POST = 684
CEFBS_IsARM_PreV8, // LDC2L_PRE = 685
CEFBS_IsARM_PreV8, // LDC2_OFFSET = 686
CEFBS_IsARM_PreV8, // LDC2_OPTION = 687
CEFBS_IsARM_PreV8, // LDC2_POST = 688
CEFBS_IsARM_PreV8, // LDC2_PRE = 689
CEFBS_IsARM, // LDCL_OFFSET = 690
CEFBS_IsARM, // LDCL_OPTION = 691
CEFBS_IsARM, // LDCL_POST = 692
CEFBS_IsARM, // LDCL_PRE = 693
CEFBS_IsARM, // LDC_OFFSET = 694
CEFBS_IsARM, // LDC_OPTION = 695
CEFBS_IsARM, // LDC_POST = 696
CEFBS_IsARM, // LDC_PRE = 697
CEFBS_IsARM, // LDMDA = 698
CEFBS_IsARM, // LDMDA_UPD = 699
CEFBS_IsARM, // LDMDB = 700
CEFBS_IsARM, // LDMDB_UPD = 701
CEFBS_IsARM, // LDMIA = 702
CEFBS_IsARM, // LDMIA_UPD = 703
CEFBS_IsARM, // LDMIB = 704
CEFBS_IsARM, // LDMIB_UPD = 705
CEFBS_IsARM, // LDRBT_POST_IMM = 706
CEFBS_IsARM, // LDRBT_POST_REG = 707
CEFBS_IsARM, // LDRB_POST_IMM = 708
CEFBS_IsARM, // LDRB_POST_REG = 709
CEFBS_IsARM, // LDRB_PRE_IMM = 710
CEFBS_IsARM, // LDRB_PRE_REG = 711
CEFBS_IsARM, // LDRBi12 = 712
CEFBS_IsARM, // LDRBrs = 713
CEFBS_IsARM_HasV5TE, // LDRD = 714
CEFBS_IsARM, // LDRD_POST = 715
CEFBS_IsARM, // LDRD_PRE = 716
CEFBS_IsARM, // LDREX = 717
CEFBS_IsARM, // LDREXB = 718
CEFBS_IsARM, // LDREXD = 719
CEFBS_IsARM, // LDREXH = 720
CEFBS_IsARM, // LDRH = 721
CEFBS_IsARM, // LDRHTi = 722
CEFBS_IsARM, // LDRHTr = 723
CEFBS_IsARM, // LDRH_POST = 724
CEFBS_IsARM, // LDRH_PRE = 725
CEFBS_IsARM, // LDRSB = 726
CEFBS_IsARM, // LDRSBTi = 727
CEFBS_IsARM, // LDRSBTr = 728
CEFBS_IsARM, // LDRSB_POST = 729
CEFBS_IsARM, // LDRSB_PRE = 730
CEFBS_IsARM, // LDRSH = 731
CEFBS_IsARM, // LDRSHTi = 732
CEFBS_IsARM, // LDRSHTr = 733
CEFBS_IsARM, // LDRSH_POST = 734
CEFBS_IsARM, // LDRSH_PRE = 735
CEFBS_IsARM, // LDRT_POST_IMM = 736
CEFBS_IsARM, // LDRT_POST_REG = 737
CEFBS_IsARM, // LDR_POST_IMM = 738
CEFBS_IsARM, // LDR_POST_REG = 739
CEFBS_IsARM, // LDR_PRE_IMM = 740
CEFBS_IsARM, // LDR_PRE_REG = 741
CEFBS_IsARM, // LDRcp = 742
CEFBS_IsARM, // LDRi12 = 743
CEFBS_IsARM, // LDRrs = 744
CEFBS_IsARM, // MCR = 745
CEFBS_IsARM_PreV8, // MCR2 = 746
CEFBS_IsARM, // MCRR = 747
CEFBS_IsARM_PreV8, // MCRR2 = 748
CEFBS_IsARM_HasV6, // MLA = 749
CEFBS_IsARM_HasV6T2, // MLS = 750
CEFBS_IsARM, // MOVPCLR = 751
CEFBS_IsARM_HasV6T2, // MOVTi16 = 752
CEFBS_IsARM, // MOVi = 753
CEFBS_IsARM_HasV6T2, // MOVi16 = 754
CEFBS_IsARM, // MOVr = 755
CEFBS_IsARM, // MOVr_TC = 756
CEFBS_IsARM, // MOVsi = 757
CEFBS_IsARM, // MOVsr = 758
CEFBS_IsARM, // MRC = 759
CEFBS_IsARM_PreV8, // MRC2 = 760
CEFBS_IsARM, // MRRC = 761
CEFBS_IsARM_PreV8, // MRRC2 = 762
CEFBS_IsARM, // MRS = 763
CEFBS_IsARM_HasVirtualization, // MRSbanked = 764
CEFBS_IsARM, // MRSsys = 765
CEFBS_IsARM, // MSR = 766
CEFBS_IsARM_HasVirtualization, // MSRbanked = 767
CEFBS_IsARM, // MSRi = 768
CEFBS_IsARM_HasV6, // MUL = 769
CEFBS_HasV8_1MMainline_HasMVEInt, // MVE_ASRLi = 770
CEFBS_HasV8_1MMainline_HasMVEInt, // MVE_ASRLr = 771
CEFBS_HasMVEInt, // MVE_DLSTP_16 = 772
CEFBS_HasMVEInt, // MVE_DLSTP_32 = 773
CEFBS_HasMVEInt, // MVE_DLSTP_64 = 774
CEFBS_HasMVEInt, // MVE_DLSTP_8 = 775
CEFBS_HasMVEInt, // MVE_LCTP = 776
CEFBS_HasMVEInt, // MVE_LETP = 777
CEFBS_HasV8_1MMainline_HasMVEInt, // MVE_LSLLi = 778
CEFBS_HasV8_1MMainline_HasMVEInt, // MVE_LSLLr = 779
CEFBS_HasV8_1MMainline_HasMVEInt, // MVE_LSRL = 780
CEFBS_HasV8_1MMainline_HasMVEInt, // MVE_SQRSHR = 781
CEFBS_HasV8_1MMainline_HasMVEInt, // MVE_SQRSHRL = 782
CEFBS_HasV8_1MMainline_HasMVEInt, // MVE_SQSHL = 783
CEFBS_HasV8_1MMainline_HasMVEInt, // MVE_SQSHLL = 784
CEFBS_HasV8_1MMainline_HasMVEInt, // MVE_SRSHR = 785
CEFBS_HasV8_1MMainline_HasMVEInt, // MVE_SRSHRL = 786
CEFBS_HasV8_1MMainline_HasMVEInt, // MVE_UQRSHL = 787
CEFBS_HasV8_1MMainline_HasMVEInt, // MVE_UQRSHLL = 788
CEFBS_HasV8_1MMainline_HasMVEInt, // MVE_UQSHL = 789
CEFBS_HasV8_1MMainline_HasMVEInt, // MVE_UQSHLL = 790
CEFBS_HasV8_1MMainline_HasMVEInt, // MVE_URSHR = 791
CEFBS_HasV8_1MMainline_HasMVEInt, // MVE_URSHRL = 792
CEFBS_HasMVEInt, // MVE_VABAVs16 = 793
CEFBS_HasMVEInt, // MVE_VABAVs32 = 794
CEFBS_HasMVEInt, // MVE_VABAVs8 = 795
CEFBS_HasMVEInt, // MVE_VABAVu16 = 796
CEFBS_HasMVEInt, // MVE_VABAVu32 = 797
CEFBS_HasMVEInt, // MVE_VABAVu8 = 798
CEFBS_HasMVEFloat, // MVE_VABDf16 = 799
CEFBS_HasMVEFloat, // MVE_VABDf32 = 800
CEFBS_HasMVEInt, // MVE_VABDs16 = 801
CEFBS_HasMVEInt, // MVE_VABDs32 = 802
CEFBS_HasMVEInt, // MVE_VABDs8 = 803
CEFBS_HasMVEInt, // MVE_VABDu16 = 804
CEFBS_HasMVEInt, // MVE_VABDu32 = 805
CEFBS_HasMVEInt, // MVE_VABDu8 = 806
CEFBS_HasMVEFloat, // MVE_VABSf16 = 807
CEFBS_HasMVEFloat, // MVE_VABSf32 = 808
CEFBS_HasMVEInt, // MVE_VABSs16 = 809
CEFBS_HasMVEInt, // MVE_VABSs32 = 810
CEFBS_HasMVEInt, // MVE_VABSs8 = 811
CEFBS_HasMVEInt, // MVE_VADC = 812
CEFBS_HasMVEInt, // MVE_VADCI = 813
CEFBS_HasMVEInt, // MVE_VADDLVs32acc = 814
CEFBS_HasMVEInt, // MVE_VADDLVs32no_acc = 815
CEFBS_HasMVEInt, // MVE_VADDLVu32acc = 816
CEFBS_HasMVEInt, // MVE_VADDLVu32no_acc = 817
CEFBS_HasMVEInt, // MVE_VADDVs16acc = 818
CEFBS_HasMVEInt, // MVE_VADDVs16no_acc = 819
CEFBS_HasMVEInt, // MVE_VADDVs32acc = 820
CEFBS_HasMVEInt, // MVE_VADDVs32no_acc = 821
CEFBS_HasMVEInt, // MVE_VADDVs8acc = 822
CEFBS_HasMVEInt, // MVE_VADDVs8no_acc = 823
CEFBS_HasMVEInt, // MVE_VADDVu16acc = 824
CEFBS_HasMVEInt, // MVE_VADDVu16no_acc = 825
CEFBS_HasMVEInt, // MVE_VADDVu32acc = 826
CEFBS_HasMVEInt, // MVE_VADDVu32no_acc = 827
CEFBS_HasMVEInt, // MVE_VADDVu8acc = 828
CEFBS_HasMVEInt, // MVE_VADDVu8no_acc = 829
CEFBS_HasMVEFloat, // MVE_VADD_qr_f16 = 830
CEFBS_HasMVEFloat, // MVE_VADD_qr_f32 = 831
CEFBS_HasMVEInt, // MVE_VADD_qr_i16 = 832
CEFBS_HasMVEInt, // MVE_VADD_qr_i32 = 833
CEFBS_HasMVEInt, // MVE_VADD_qr_i8 = 834
CEFBS_HasMVEFloat, // MVE_VADDf16 = 835
CEFBS_HasMVEFloat, // MVE_VADDf32 = 836
CEFBS_HasMVEInt, // MVE_VADDi16 = 837
CEFBS_HasMVEInt, // MVE_VADDi32 = 838
CEFBS_HasMVEInt, // MVE_VADDi8 = 839
CEFBS_HasMVEInt, // MVE_VAND = 840
CEFBS_HasMVEInt, // MVE_VBIC = 841
CEFBS_HasMVEInt, // MVE_VBICIZ0v4i32 = 842
CEFBS_HasMVEInt, // MVE_VBICIZ0v8i16 = 843
CEFBS_HasMVEInt, // MVE_VBICIZ16v4i32 = 844
CEFBS_HasMVEInt, // MVE_VBICIZ24v4i32 = 845
CEFBS_HasMVEInt, // MVE_VBICIZ8v4i32 = 846
CEFBS_HasMVEInt, // MVE_VBICIZ8v8i16 = 847
CEFBS_HasMVEInt, // MVE_VBRSR16 = 848
CEFBS_HasMVEInt, // MVE_VBRSR32 = 849
CEFBS_HasMVEInt, // MVE_VBRSR8 = 850
CEFBS_HasMVEFloat, // MVE_VCADDf16 = 851
CEFBS_HasMVEFloat, // MVE_VCADDf32 = 852
CEFBS_HasMVEInt, // MVE_VCADDi16 = 853
CEFBS_HasMVEInt, // MVE_VCADDi32 = 854
CEFBS_HasMVEInt, // MVE_VCADDi8 = 855
CEFBS_HasMVEInt, // MVE_VCLSs16 = 856
CEFBS_HasMVEInt, // MVE_VCLSs32 = 857
CEFBS_HasMVEInt, // MVE_VCLSs8 = 858
CEFBS_HasMVEInt, // MVE_VCLZs16 = 859
CEFBS_HasMVEInt, // MVE_VCLZs32 = 860
CEFBS_HasMVEInt, // MVE_VCLZs8 = 861
CEFBS_HasMVEFloat, // MVE_VCMLAf16 = 862
CEFBS_HasMVEFloat, // MVE_VCMLAf32 = 863
CEFBS_HasMVEFloat, // MVE_VCMPf16 = 864
CEFBS_HasMVEFloat, // MVE_VCMPf16r = 865
CEFBS_HasMVEFloat, // MVE_VCMPf32 = 866
CEFBS_HasMVEFloat, // MVE_VCMPf32r = 867
CEFBS_HasMVEInt, // MVE_VCMPi16 = 868
CEFBS_HasMVEInt, // MVE_VCMPi16r = 869
CEFBS_HasMVEInt, // MVE_VCMPi32 = 870
CEFBS_HasMVEInt, // MVE_VCMPi32r = 871
CEFBS_HasMVEInt, // MVE_VCMPi8 = 872
CEFBS_HasMVEInt, // MVE_VCMPi8r = 873
CEFBS_HasMVEInt, // MVE_VCMPs16 = 874
CEFBS_HasMVEInt, // MVE_VCMPs16r = 875
CEFBS_HasMVEInt, // MVE_VCMPs32 = 876
CEFBS_HasMVEInt, // MVE_VCMPs32r = 877
CEFBS_HasMVEInt, // MVE_VCMPs8 = 878
CEFBS_HasMVEInt, // MVE_VCMPs8r = 879
CEFBS_HasMVEInt, // MVE_VCMPu16 = 880
CEFBS_HasMVEInt, // MVE_VCMPu16r = 881
CEFBS_HasMVEInt, // MVE_VCMPu32 = 882
CEFBS_HasMVEInt, // MVE_VCMPu32r = 883
CEFBS_HasMVEInt, // MVE_VCMPu8 = 884
CEFBS_HasMVEInt, // MVE_VCMPu8r = 885
CEFBS_HasMVEFloat, // MVE_VCMULf16 = 886
CEFBS_HasMVEFloat, // MVE_VCMULf32 = 887
CEFBS_HasMVEInt, // MVE_VCTP16 = 888
CEFBS_HasMVEInt, // MVE_VCTP32 = 889
CEFBS_HasMVEInt, // MVE_VCTP64 = 890
CEFBS_HasMVEInt, // MVE_VCTP8 = 891
CEFBS_HasMVEFloat, // MVE_VCVTf16f32bh = 892
CEFBS_HasMVEFloat, // MVE_VCVTf16f32th = 893
CEFBS_HasMVEFloat, // MVE_VCVTf16s16_fix = 894
CEFBS_HasMVEFloat, // MVE_VCVTf16s16n = 895
CEFBS_HasMVEFloat, // MVE_VCVTf16u16_fix = 896
CEFBS_HasMVEFloat, // MVE_VCVTf16u16n = 897
CEFBS_HasMVEFloat, // MVE_VCVTf32f16bh = 898
CEFBS_HasMVEFloat, // MVE_VCVTf32f16th = 899
CEFBS_HasMVEFloat, // MVE_VCVTf32s32_fix = 900
CEFBS_HasMVEFloat, // MVE_VCVTf32s32n = 901
CEFBS_HasMVEFloat, // MVE_VCVTf32u32_fix = 902
CEFBS_HasMVEFloat, // MVE_VCVTf32u32n = 903
CEFBS_HasMVEFloat, // MVE_VCVTs16f16_fix = 904
CEFBS_HasMVEFloat, // MVE_VCVTs16f16a = 905
CEFBS_HasMVEFloat, // MVE_VCVTs16f16m = 906
CEFBS_HasMVEFloat, // MVE_VCVTs16f16n = 907
CEFBS_HasMVEFloat, // MVE_VCVTs16f16p = 908
CEFBS_HasMVEFloat, // MVE_VCVTs16f16z = 909
CEFBS_HasMVEFloat, // MVE_VCVTs32f32_fix = 910
CEFBS_HasMVEFloat, // MVE_VCVTs32f32a = 911
CEFBS_HasMVEFloat, // MVE_VCVTs32f32m = 912
CEFBS_HasMVEFloat, // MVE_VCVTs32f32n = 913
CEFBS_HasMVEFloat, // MVE_VCVTs32f32p = 914
CEFBS_HasMVEFloat, // MVE_VCVTs32f32z = 915
CEFBS_HasMVEFloat, // MVE_VCVTu16f16_fix = 916
CEFBS_HasMVEFloat, // MVE_VCVTu16f16a = 917
CEFBS_HasMVEFloat, // MVE_VCVTu16f16m = 918
CEFBS_HasMVEFloat, // MVE_VCVTu16f16n = 919
CEFBS_HasMVEFloat, // MVE_VCVTu16f16p = 920
CEFBS_HasMVEFloat, // MVE_VCVTu16f16z = 921
CEFBS_HasMVEFloat, // MVE_VCVTu32f32_fix = 922
CEFBS_HasMVEFloat, // MVE_VCVTu32f32a = 923
CEFBS_HasMVEFloat, // MVE_VCVTu32f32m = 924
CEFBS_HasMVEFloat, // MVE_VCVTu32f32n = 925
CEFBS_HasMVEFloat, // MVE_VCVTu32f32p = 926
CEFBS_HasMVEFloat, // MVE_VCVTu32f32z = 927
CEFBS_HasMVEInt, // MVE_VDDUPu16 = 928
CEFBS_HasMVEInt, // MVE_VDDUPu32 = 929
CEFBS_HasMVEInt, // MVE_VDDUPu8 = 930
CEFBS_HasMVEInt, // MVE_VDUP16 = 931
CEFBS_HasMVEInt, // MVE_VDUP32 = 932
CEFBS_HasMVEInt, // MVE_VDUP8 = 933
CEFBS_HasMVEInt, // MVE_VDWDUPu16 = 934
CEFBS_HasMVEInt, // MVE_VDWDUPu32 = 935
CEFBS_HasMVEInt, // MVE_VDWDUPu8 = 936
CEFBS_HasMVEInt, // MVE_VEOR = 937
CEFBS_HasMVEFloat, // MVE_VFMA_qr_Sf16 = 938
CEFBS_HasMVEFloat, // MVE_VFMA_qr_Sf32 = 939
CEFBS_HasMVEFloat, // MVE_VFMA_qr_f16 = 940
CEFBS_HasMVEFloat, // MVE_VFMA_qr_f32 = 941
CEFBS_HasMVEFloat, // MVE_VFMAf16 = 942
CEFBS_HasMVEFloat, // MVE_VFMAf32 = 943
CEFBS_HasMVEFloat, // MVE_VFMSf16 = 944
CEFBS_HasMVEFloat, // MVE_VFMSf32 = 945
CEFBS_HasMVEInt, // MVE_VHADD_qr_s16 = 946
CEFBS_HasMVEInt, // MVE_VHADD_qr_s32 = 947
CEFBS_HasMVEInt, // MVE_VHADD_qr_s8 = 948
CEFBS_HasMVEInt, // MVE_VHADD_qr_u16 = 949
CEFBS_HasMVEInt, // MVE_VHADD_qr_u32 = 950
CEFBS_HasMVEInt, // MVE_VHADD_qr_u8 = 951
CEFBS_HasMVEInt, // MVE_VHADDs16 = 952
CEFBS_HasMVEInt, // MVE_VHADDs32 = 953
CEFBS_HasMVEInt, // MVE_VHADDs8 = 954
CEFBS_HasMVEInt, // MVE_VHADDu16 = 955
CEFBS_HasMVEInt, // MVE_VHADDu32 = 956
CEFBS_HasMVEInt, // MVE_VHADDu8 = 957
CEFBS_HasMVEInt, // MVE_VHCADDs16 = 958
CEFBS_HasMVEInt, // MVE_VHCADDs32 = 959
CEFBS_HasMVEInt, // MVE_VHCADDs8 = 960
CEFBS_HasMVEInt, // MVE_VHSUB_qr_s16 = 961
CEFBS_HasMVEInt, // MVE_VHSUB_qr_s32 = 962
CEFBS_HasMVEInt, // MVE_VHSUB_qr_s8 = 963
CEFBS_HasMVEInt, // MVE_VHSUB_qr_u16 = 964
CEFBS_HasMVEInt, // MVE_VHSUB_qr_u32 = 965
CEFBS_HasMVEInt, // MVE_VHSUB_qr_u8 = 966
CEFBS_HasMVEInt, // MVE_VHSUBs16 = 967
CEFBS_HasMVEInt, // MVE_VHSUBs32 = 968
CEFBS_HasMVEInt, // MVE_VHSUBs8 = 969
CEFBS_HasMVEInt, // MVE_VHSUBu16 = 970
CEFBS_HasMVEInt, // MVE_VHSUBu32 = 971
CEFBS_HasMVEInt, // MVE_VHSUBu8 = 972
CEFBS_HasMVEInt, // MVE_VIDUPu16 = 973
CEFBS_HasMVEInt, // MVE_VIDUPu32 = 974
CEFBS_HasMVEInt, // MVE_VIDUPu8 = 975
CEFBS_HasMVEInt, // MVE_VIWDUPu16 = 976
CEFBS_HasMVEInt, // MVE_VIWDUPu32 = 977
CEFBS_HasMVEInt, // MVE_VIWDUPu8 = 978
CEFBS_HasMVEInt, // MVE_VLD20_16 = 979
CEFBS_HasMVEInt, // MVE_VLD20_16_wb = 980
CEFBS_HasMVEInt, // MVE_VLD20_32 = 981
CEFBS_HasMVEInt, // MVE_VLD20_32_wb = 982
CEFBS_HasMVEInt, // MVE_VLD20_8 = 983
CEFBS_HasMVEInt, // MVE_VLD20_8_wb = 984
CEFBS_HasMVEInt, // MVE_VLD21_16 = 985
CEFBS_HasMVEInt, // MVE_VLD21_16_wb = 986
CEFBS_HasMVEInt, // MVE_VLD21_32 = 987
CEFBS_HasMVEInt, // MVE_VLD21_32_wb = 988
CEFBS_HasMVEInt, // MVE_VLD21_8 = 989
CEFBS_HasMVEInt, // MVE_VLD21_8_wb = 990
CEFBS_HasMVEInt, // MVE_VLD40_16 = 991
CEFBS_HasMVEInt, // MVE_VLD40_16_wb = 992
CEFBS_HasMVEInt, // MVE_VLD40_32 = 993
CEFBS_HasMVEInt, // MVE_VLD40_32_wb = 994
CEFBS_HasMVEInt, // MVE_VLD40_8 = 995
CEFBS_HasMVEInt, // MVE_VLD40_8_wb = 996
CEFBS_HasMVEInt, // MVE_VLD41_16 = 997
CEFBS_HasMVEInt, // MVE_VLD41_16_wb = 998
CEFBS_HasMVEInt, // MVE_VLD41_32 = 999
CEFBS_HasMVEInt, // MVE_VLD41_32_wb = 1000
CEFBS_HasMVEInt, // MVE_VLD41_8 = 1001
CEFBS_HasMVEInt, // MVE_VLD41_8_wb = 1002
CEFBS_HasMVEInt, // MVE_VLD42_16 = 1003
CEFBS_HasMVEInt, // MVE_VLD42_16_wb = 1004
CEFBS_HasMVEInt, // MVE_VLD42_32 = 1005
CEFBS_HasMVEInt, // MVE_VLD42_32_wb = 1006
CEFBS_HasMVEInt, // MVE_VLD42_8 = 1007
CEFBS_HasMVEInt, // MVE_VLD42_8_wb = 1008
CEFBS_HasMVEInt, // MVE_VLD43_16 = 1009
CEFBS_HasMVEInt, // MVE_VLD43_16_wb = 1010
CEFBS_HasMVEInt, // MVE_VLD43_32 = 1011
CEFBS_HasMVEInt, // MVE_VLD43_32_wb = 1012
CEFBS_HasMVEInt, // MVE_VLD43_8 = 1013
CEFBS_HasMVEInt, // MVE_VLD43_8_wb = 1014
CEFBS_HasMVEInt, // MVE_VLDRBS16 = 1015
CEFBS_HasMVEInt, // MVE_VLDRBS16_post = 1016
CEFBS_HasMVEInt, // MVE_VLDRBS16_pre = 1017
CEFBS_HasMVEInt, // MVE_VLDRBS16_rq = 1018
CEFBS_HasMVEInt, // MVE_VLDRBS32 = 1019
CEFBS_HasMVEInt, // MVE_VLDRBS32_post = 1020
CEFBS_HasMVEInt, // MVE_VLDRBS32_pre = 1021
CEFBS_HasMVEInt, // MVE_VLDRBS32_rq = 1022
CEFBS_HasMVEInt, // MVE_VLDRBU16 = 1023
CEFBS_HasMVEInt, // MVE_VLDRBU16_post = 1024
CEFBS_HasMVEInt, // MVE_VLDRBU16_pre = 1025
CEFBS_HasMVEInt, // MVE_VLDRBU16_rq = 1026
CEFBS_HasMVEInt, // MVE_VLDRBU32 = 1027
CEFBS_HasMVEInt, // MVE_VLDRBU32_post = 1028
CEFBS_HasMVEInt, // MVE_VLDRBU32_pre = 1029
CEFBS_HasMVEInt, // MVE_VLDRBU32_rq = 1030
CEFBS_HasMVEInt, // MVE_VLDRBU8 = 1031
CEFBS_HasMVEInt, // MVE_VLDRBU8_post = 1032
CEFBS_HasMVEInt, // MVE_VLDRBU8_pre = 1033
CEFBS_HasMVEInt, // MVE_VLDRBU8_rq = 1034
CEFBS_HasMVEInt, // MVE_VLDRDU64_qi = 1035
CEFBS_HasMVEInt, // MVE_VLDRDU64_qi_pre = 1036
CEFBS_HasMVEInt, // MVE_VLDRDU64_rq = 1037
CEFBS_HasMVEInt, // MVE_VLDRDU64_rq_u = 1038
CEFBS_HasMVEInt, // MVE_VLDRHS32 = 1039
CEFBS_HasMVEInt, // MVE_VLDRHS32_post = 1040
CEFBS_HasMVEInt, // MVE_VLDRHS32_pre = 1041
CEFBS_HasMVEInt, // MVE_VLDRHS32_rq = 1042
CEFBS_HasMVEInt, // MVE_VLDRHS32_rq_u = 1043
CEFBS_HasMVEInt, // MVE_VLDRHU16 = 1044
CEFBS_HasMVEInt, // MVE_VLDRHU16_post = 1045
CEFBS_HasMVEInt, // MVE_VLDRHU16_pre = 1046
CEFBS_HasMVEInt, // MVE_VLDRHU16_rq = 1047
CEFBS_HasMVEInt, // MVE_VLDRHU16_rq_u = 1048
CEFBS_HasMVEInt, // MVE_VLDRHU32 = 1049
CEFBS_HasMVEInt, // MVE_VLDRHU32_post = 1050
CEFBS_HasMVEInt, // MVE_VLDRHU32_pre = 1051
CEFBS_HasMVEInt, // MVE_VLDRHU32_rq = 1052
CEFBS_HasMVEInt, // MVE_VLDRHU32_rq_u = 1053
CEFBS_HasMVEInt, // MVE_VLDRWU32 = 1054
CEFBS_HasMVEInt, // MVE_VLDRWU32_post = 1055
CEFBS_HasMVEInt, // MVE_VLDRWU32_pre = 1056
CEFBS_HasMVEInt, // MVE_VLDRWU32_qi = 1057
CEFBS_HasMVEInt, // MVE_VLDRWU32_qi_pre = 1058
CEFBS_HasMVEInt, // MVE_VLDRWU32_rq = 1059
CEFBS_HasMVEInt, // MVE_VLDRWU32_rq_u = 1060
CEFBS_HasMVEInt, // MVE_VMAXAVs16 = 1061
CEFBS_HasMVEInt, // MVE_VMAXAVs32 = 1062
CEFBS_HasMVEInt, // MVE_VMAXAVs8 = 1063
CEFBS_HasMVEInt, // MVE_VMAXAs16 = 1064
CEFBS_HasMVEInt, // MVE_VMAXAs32 = 1065
CEFBS_HasMVEInt, // MVE_VMAXAs8 = 1066
CEFBS_HasMVEFloat, // MVE_VMAXNMAVf16 = 1067
CEFBS_HasMVEFloat, // MVE_VMAXNMAVf32 = 1068
CEFBS_HasMVEFloat, // MVE_VMAXNMAf16 = 1069
CEFBS_HasMVEFloat, // MVE_VMAXNMAf32 = 1070
CEFBS_HasMVEFloat, // MVE_VMAXNMVf16 = 1071
CEFBS_HasMVEFloat, // MVE_VMAXNMVf32 = 1072
CEFBS_HasMVEFloat, // MVE_VMAXNMf16 = 1073
CEFBS_HasMVEFloat, // MVE_VMAXNMf32 = 1074
CEFBS_HasMVEInt, // MVE_VMAXVs16 = 1075
CEFBS_HasMVEInt, // MVE_VMAXVs32 = 1076
CEFBS_HasMVEInt, // MVE_VMAXVs8 = 1077
CEFBS_HasMVEInt, // MVE_VMAXVu16 = 1078
CEFBS_HasMVEInt, // MVE_VMAXVu32 = 1079
CEFBS_HasMVEInt, // MVE_VMAXVu8 = 1080
CEFBS_HasMVEInt, // MVE_VMAXs16 = 1081
CEFBS_HasMVEInt, // MVE_VMAXs32 = 1082
CEFBS_HasMVEInt, // MVE_VMAXs8 = 1083
CEFBS_HasMVEInt, // MVE_VMAXu16 = 1084
CEFBS_HasMVEInt, // MVE_VMAXu32 = 1085
CEFBS_HasMVEInt, // MVE_VMAXu8 = 1086
CEFBS_HasMVEInt, // MVE_VMINAVs16 = 1087
CEFBS_HasMVEInt, // MVE_VMINAVs32 = 1088
CEFBS_HasMVEInt, // MVE_VMINAVs8 = 1089
CEFBS_HasMVEInt, // MVE_VMINAs16 = 1090
CEFBS_HasMVEInt, // MVE_VMINAs32 = 1091
CEFBS_HasMVEInt, // MVE_VMINAs8 = 1092
CEFBS_HasMVEFloat, // MVE_VMINNMAVf16 = 1093
CEFBS_HasMVEFloat, // MVE_VMINNMAVf32 = 1094
CEFBS_HasMVEFloat, // MVE_VMINNMAf16 = 1095
CEFBS_HasMVEFloat, // MVE_VMINNMAf32 = 1096
CEFBS_HasMVEFloat, // MVE_VMINNMVf16 = 1097
CEFBS_HasMVEFloat, // MVE_VMINNMVf32 = 1098
CEFBS_HasMVEFloat, // MVE_VMINNMf16 = 1099
CEFBS_HasMVEFloat, // MVE_VMINNMf32 = 1100
CEFBS_HasMVEInt, // MVE_VMINVs16 = 1101
CEFBS_HasMVEInt, // MVE_VMINVs32 = 1102
CEFBS_HasMVEInt, // MVE_VMINVs8 = 1103
CEFBS_HasMVEInt, // MVE_VMINVu16 = 1104
CEFBS_HasMVEInt, // MVE_VMINVu32 = 1105
CEFBS_HasMVEInt, // MVE_VMINVu8 = 1106
CEFBS_HasMVEInt, // MVE_VMINs16 = 1107
CEFBS_HasMVEInt, // MVE_VMINs32 = 1108
CEFBS_HasMVEInt, // MVE_VMINs8 = 1109
CEFBS_HasMVEInt, // MVE_VMINu16 = 1110
CEFBS_HasMVEInt, // MVE_VMINu32 = 1111
CEFBS_HasMVEInt, // MVE_VMINu8 = 1112
CEFBS_HasMVEInt, // MVE_VMLADAVas16 = 1113
CEFBS_HasMVEInt, // MVE_VMLADAVas32 = 1114
CEFBS_HasMVEInt, // MVE_VMLADAVas8 = 1115
CEFBS_HasMVEInt, // MVE_VMLADAVau16 = 1116
CEFBS_HasMVEInt, // MVE_VMLADAVau32 = 1117
CEFBS_HasMVEInt, // MVE_VMLADAVau8 = 1118
CEFBS_HasMVEInt, // MVE_VMLADAVaxs16 = 1119
CEFBS_HasMVEInt, // MVE_VMLADAVaxs32 = 1120
CEFBS_HasMVEInt, // MVE_VMLADAVaxs8 = 1121
CEFBS_HasMVEInt, // MVE_VMLADAVs16 = 1122
CEFBS_HasMVEInt, // MVE_VMLADAVs32 = 1123
CEFBS_HasMVEInt, // MVE_VMLADAVs8 = 1124
CEFBS_HasMVEInt, // MVE_VMLADAVu16 = 1125
CEFBS_HasMVEInt, // MVE_VMLADAVu32 = 1126
CEFBS_HasMVEInt, // MVE_VMLADAVu8 = 1127
CEFBS_HasMVEInt, // MVE_VMLADAVxs16 = 1128
CEFBS_HasMVEInt, // MVE_VMLADAVxs32 = 1129
CEFBS_HasMVEInt, // MVE_VMLADAVxs8 = 1130
CEFBS_HasMVEInt, // MVE_VMLALDAVas16 = 1131
CEFBS_HasMVEInt, // MVE_VMLALDAVas32 = 1132
CEFBS_HasMVEInt, // MVE_VMLALDAVau16 = 1133
CEFBS_HasMVEInt, // MVE_VMLALDAVau32 = 1134
CEFBS_HasMVEInt, // MVE_VMLALDAVaxs16 = 1135
CEFBS_HasMVEInt, // MVE_VMLALDAVaxs32 = 1136
CEFBS_HasMVEInt, // MVE_VMLALDAVs16 = 1137
CEFBS_HasMVEInt, // MVE_VMLALDAVs32 = 1138
CEFBS_HasMVEInt, // MVE_VMLALDAVu16 = 1139
CEFBS_HasMVEInt, // MVE_VMLALDAVu32 = 1140
CEFBS_HasMVEInt, // MVE_VMLALDAVxs16 = 1141
CEFBS_HasMVEInt, // MVE_VMLALDAVxs32 = 1142
CEFBS_HasMVEInt, // MVE_VMLAS_qr_s16 = 1143
CEFBS_HasMVEInt, // MVE_VMLAS_qr_s32 = 1144
CEFBS_HasMVEInt, // MVE_VMLAS_qr_s8 = 1145
CEFBS_HasMVEInt, // MVE_VMLAS_qr_u16 = 1146
CEFBS_HasMVEInt, // MVE_VMLAS_qr_u32 = 1147
CEFBS_HasMVEInt, // MVE_VMLAS_qr_u8 = 1148
CEFBS_HasMVEInt, // MVE_VMLA_qr_s16 = 1149
CEFBS_HasMVEInt, // MVE_VMLA_qr_s32 = 1150
CEFBS_HasMVEInt, // MVE_VMLA_qr_s8 = 1151
CEFBS_HasMVEInt, // MVE_VMLA_qr_u16 = 1152
CEFBS_HasMVEInt, // MVE_VMLA_qr_u32 = 1153
CEFBS_HasMVEInt, // MVE_VMLA_qr_u8 = 1154
CEFBS_HasMVEInt, // MVE_VMLSDAVas16 = 1155
CEFBS_HasMVEInt, // MVE_VMLSDAVas32 = 1156
CEFBS_HasMVEInt, // MVE_VMLSDAVas8 = 1157
CEFBS_HasMVEInt, // MVE_VMLSDAVaxs16 = 1158
CEFBS_HasMVEInt, // MVE_VMLSDAVaxs32 = 1159
CEFBS_HasMVEInt, // MVE_VMLSDAVaxs8 = 1160
CEFBS_HasMVEInt, // MVE_VMLSDAVs16 = 1161
CEFBS_HasMVEInt, // MVE_VMLSDAVs32 = 1162
CEFBS_HasMVEInt, // MVE_VMLSDAVs8 = 1163
CEFBS_HasMVEInt, // MVE_VMLSDAVxs16 = 1164
CEFBS_HasMVEInt, // MVE_VMLSDAVxs32 = 1165
CEFBS_HasMVEInt, // MVE_VMLSDAVxs8 = 1166
CEFBS_HasMVEInt, // MVE_VMLSLDAVas16 = 1167
CEFBS_HasMVEInt, // MVE_VMLSLDAVas32 = 1168
CEFBS_HasMVEInt, // MVE_VMLSLDAVaxs16 = 1169
CEFBS_HasMVEInt, // MVE_VMLSLDAVaxs32 = 1170
CEFBS_HasMVEInt, // MVE_VMLSLDAVs16 = 1171
CEFBS_HasMVEInt, // MVE_VMLSLDAVs32 = 1172
CEFBS_HasMVEInt, // MVE_VMLSLDAVxs16 = 1173
CEFBS_HasMVEInt, // MVE_VMLSLDAVxs32 = 1174
CEFBS_HasMVEInt, // MVE_VMOVLs16bh = 1175
CEFBS_HasMVEInt, // MVE_VMOVLs16th = 1176
CEFBS_HasMVEInt, // MVE_VMOVLs8bh = 1177
CEFBS_HasMVEInt, // MVE_VMOVLs8th = 1178
CEFBS_HasMVEInt, // MVE_VMOVLu16bh = 1179
CEFBS_HasMVEInt, // MVE_VMOVLu16th = 1180
CEFBS_HasMVEInt, // MVE_VMOVLu8bh = 1181
CEFBS_HasMVEInt, // MVE_VMOVLu8th = 1182
CEFBS_HasMVEInt, // MVE_VMOVNi16bh = 1183
CEFBS_HasMVEInt, // MVE_VMOVNi16th = 1184
CEFBS_HasMVEInt, // MVE_VMOVNi32bh = 1185
CEFBS_HasMVEInt, // MVE_VMOVNi32th = 1186
CEFBS_HasFPRegsV8_1M, // MVE_VMOV_from_lane_32 = 1187
CEFBS_HasV8_1MMainline_HasMVEInt, // MVE_VMOV_from_lane_s16 = 1188
CEFBS_HasV8_1MMainline_HasMVEInt, // MVE_VMOV_from_lane_s8 = 1189
CEFBS_HasV8_1MMainline_HasMVEInt, // MVE_VMOV_from_lane_u16 = 1190
CEFBS_HasV8_1MMainline_HasMVEInt, // MVE_VMOV_from_lane_u8 = 1191
CEFBS_HasV8_1MMainline_HasMVEInt, // MVE_VMOV_q_rr = 1192
CEFBS_HasV8_1MMainline_HasMVEInt, // MVE_VMOV_rr_q = 1193
CEFBS_HasV8_1MMainline_HasMVEInt, // MVE_VMOV_to_lane_16 = 1194
CEFBS_HasFPRegsV8_1M, // MVE_VMOV_to_lane_32 = 1195
CEFBS_HasV8_1MMainline_HasMVEInt, // MVE_VMOV_to_lane_8 = 1196
CEFBS_HasMVEInt, // MVE_VMOVimmf32 = 1197
CEFBS_HasMVEInt, // MVE_VMOVimmi16 = 1198
CEFBS_HasMVEInt, // MVE_VMOVimmi32 = 1199
CEFBS_HasMVEInt, // MVE_VMOVimmi64 = 1200
CEFBS_HasMVEInt, // MVE_VMOVimmi8 = 1201
CEFBS_HasMVEInt, // MVE_VMULHs16 = 1202
CEFBS_HasMVEInt, // MVE_VMULHs32 = 1203
CEFBS_HasMVEInt, // MVE_VMULHs8 = 1204
CEFBS_HasMVEInt, // MVE_VMULHu16 = 1205
CEFBS_HasMVEInt, // MVE_VMULHu32 = 1206
CEFBS_HasMVEInt, // MVE_VMULHu8 = 1207
CEFBS_HasMVEInt, // MVE_VMULLp16bh = 1208
CEFBS_HasMVEInt, // MVE_VMULLp16th = 1209
CEFBS_HasMVEInt, // MVE_VMULLp8bh = 1210
CEFBS_HasMVEInt, // MVE_VMULLp8th = 1211
CEFBS_HasMVEInt, // MVE_VMULLs16bh = 1212
CEFBS_HasMVEInt, // MVE_VMULLs16th = 1213
CEFBS_HasMVEInt, // MVE_VMULLs32bh = 1214
CEFBS_HasMVEInt, // MVE_VMULLs32th = 1215
CEFBS_HasMVEInt, // MVE_VMULLs8bh = 1216
CEFBS_HasMVEInt, // MVE_VMULLs8th = 1217
CEFBS_HasMVEInt, // MVE_VMULLu16bh = 1218
CEFBS_HasMVEInt, // MVE_VMULLu16th = 1219
CEFBS_HasMVEInt, // MVE_VMULLu32bh = 1220
CEFBS_HasMVEInt, // MVE_VMULLu32th = 1221
CEFBS_HasMVEInt, // MVE_VMULLu8bh = 1222
CEFBS_HasMVEInt, // MVE_VMULLu8th = 1223
CEFBS_HasMVEFloat, // MVE_VMUL_qr_f16 = 1224
CEFBS_HasMVEFloat, // MVE_VMUL_qr_f32 = 1225
CEFBS_HasMVEInt, // MVE_VMUL_qr_i16 = 1226
CEFBS_HasMVEInt, // MVE_VMUL_qr_i32 = 1227
CEFBS_HasMVEInt, // MVE_VMUL_qr_i8 = 1228
CEFBS_HasMVEFloat, // MVE_VMULf16 = 1229
CEFBS_HasMVEFloat, // MVE_VMULf32 = 1230
CEFBS_HasMVEInt, // MVE_VMULt1i16 = 1231
CEFBS_HasMVEInt, // MVE_VMULt1i32 = 1232
CEFBS_HasMVEInt, // MVE_VMULt1i8 = 1233
CEFBS_HasMVEInt, // MVE_VMVN = 1234
CEFBS_HasMVEInt, // MVE_VMVNimmi16 = 1235
CEFBS_HasMVEInt, // MVE_VMVNimmi32 = 1236
CEFBS_HasMVEFloat, // MVE_VNEGf16 = 1237
CEFBS_HasMVEFloat, // MVE_VNEGf32 = 1238
CEFBS_HasMVEInt, // MVE_VNEGs16 = 1239
CEFBS_HasMVEInt, // MVE_VNEGs32 = 1240
CEFBS_HasMVEInt, // MVE_VNEGs8 = 1241
CEFBS_HasMVEInt, // MVE_VORN = 1242
CEFBS_HasMVEInt, // MVE_VORR = 1243
CEFBS_HasMVEInt, // MVE_VORRIZ0v4i32 = 1244
CEFBS_HasMVEInt, // MVE_VORRIZ0v8i16 = 1245
CEFBS_HasMVEInt, // MVE_VORRIZ16v4i32 = 1246
CEFBS_HasMVEInt, // MVE_VORRIZ24v4i32 = 1247
CEFBS_HasMVEInt, // MVE_VORRIZ8v4i32 = 1248
CEFBS_HasMVEInt, // MVE_VORRIZ8v8i16 = 1249
CEFBS_HasMVEInt, // MVE_VPNOT = 1250
CEFBS_HasMVEInt, // MVE_VPSEL = 1251
CEFBS_HasMVEInt, // MVE_VPST = 1252
CEFBS_HasMVEInt, // MVE_VPTv16i8 = 1253
CEFBS_HasMVEInt, // MVE_VPTv16i8r = 1254
CEFBS_HasMVEInt, // MVE_VPTv16s8 = 1255
CEFBS_HasMVEInt, // MVE_VPTv16s8r = 1256
CEFBS_HasMVEInt, // MVE_VPTv16u8 = 1257
CEFBS_HasMVEInt, // MVE_VPTv16u8r = 1258
CEFBS_HasMVEFloat, // MVE_VPTv4f32 = 1259
CEFBS_HasMVEFloat, // MVE_VPTv4f32r = 1260
CEFBS_HasMVEInt, // MVE_VPTv4i32 = 1261
CEFBS_HasMVEInt, // MVE_VPTv4i32r = 1262
CEFBS_HasMVEInt, // MVE_VPTv4s32 = 1263
CEFBS_HasMVEInt, // MVE_VPTv4s32r = 1264
CEFBS_HasMVEInt, // MVE_VPTv4u32 = 1265
CEFBS_HasMVEInt, // MVE_VPTv4u32r = 1266
CEFBS_HasMVEFloat, // MVE_VPTv8f16 = 1267
CEFBS_HasMVEFloat, // MVE_VPTv8f16r = 1268
CEFBS_HasMVEInt, // MVE_VPTv8i16 = 1269
CEFBS_HasMVEInt, // MVE_VPTv8i16r = 1270
CEFBS_HasMVEInt, // MVE_VPTv8s16 = 1271
CEFBS_HasMVEInt, // MVE_VPTv8s16r = 1272
CEFBS_HasMVEInt, // MVE_VPTv8u16 = 1273
CEFBS_HasMVEInt, // MVE_VPTv8u16r = 1274
CEFBS_HasMVEInt, // MVE_VQABSs16 = 1275
CEFBS_HasMVEInt, // MVE_VQABSs32 = 1276
CEFBS_HasMVEInt, // MVE_VQABSs8 = 1277
CEFBS_HasMVEInt, // MVE_VQADD_qr_s16 = 1278
CEFBS_HasMVEInt, // MVE_VQADD_qr_s32 = 1279
CEFBS_HasMVEInt, // MVE_VQADD_qr_s8 = 1280
CEFBS_HasMVEInt, // MVE_VQADD_qr_u16 = 1281
CEFBS_HasMVEInt, // MVE_VQADD_qr_u32 = 1282
CEFBS_HasMVEInt, // MVE_VQADD_qr_u8 = 1283
CEFBS_HasMVEInt, // MVE_VQADDs16 = 1284
CEFBS_HasMVEInt, // MVE_VQADDs32 = 1285
CEFBS_HasMVEInt, // MVE_VQADDs8 = 1286
CEFBS_HasMVEInt, // MVE_VQADDu16 = 1287
CEFBS_HasMVEInt, // MVE_VQADDu32 = 1288
CEFBS_HasMVEInt, // MVE_VQADDu8 = 1289
CEFBS_HasMVEInt, // MVE_VQDMLADHXs16 = 1290
CEFBS_HasMVEInt, // MVE_VQDMLADHXs32 = 1291
CEFBS_HasMVEInt, // MVE_VQDMLADHXs8 = 1292
CEFBS_HasMVEInt, // MVE_VQDMLADHs16 = 1293
CEFBS_HasMVEInt, // MVE_VQDMLADHs32 = 1294
CEFBS_HasMVEInt, // MVE_VQDMLADHs8 = 1295
CEFBS_HasMVEInt, // MVE_VQDMLAH_qrs16 = 1296
CEFBS_HasMVEInt, // MVE_VQDMLAH_qrs32 = 1297
CEFBS_HasMVEInt, // MVE_VQDMLAH_qrs8 = 1298
CEFBS_HasMVEInt, // MVE_VQDMLASH_qrs16 = 1299
CEFBS_HasMVEInt, // MVE_VQDMLASH_qrs32 = 1300
CEFBS_HasMVEInt, // MVE_VQDMLASH_qrs8 = 1301
CEFBS_HasMVEInt, // MVE_VQDMLSDHXs16 = 1302
CEFBS_HasMVEInt, // MVE_VQDMLSDHXs32 = 1303
CEFBS_HasMVEInt, // MVE_VQDMLSDHXs8 = 1304
CEFBS_HasMVEInt, // MVE_VQDMLSDHs16 = 1305
CEFBS_HasMVEInt, // MVE_VQDMLSDHs32 = 1306
CEFBS_HasMVEInt, // MVE_VQDMLSDHs8 = 1307
CEFBS_HasMVEInt, // MVE_VQDMULH_qr_s16 = 1308
CEFBS_HasMVEInt, // MVE_VQDMULH_qr_s32 = 1309
CEFBS_HasMVEInt, // MVE_VQDMULH_qr_s8 = 1310
CEFBS_HasMVEInt, // MVE_VQDMULHi16 = 1311
CEFBS_HasMVEInt, // MVE_VQDMULHi32 = 1312
CEFBS_HasMVEInt, // MVE_VQDMULHi8 = 1313
CEFBS_HasMVEInt, // MVE_VQDMULL_qr_s16bh = 1314
CEFBS_HasMVEInt, // MVE_VQDMULL_qr_s16th = 1315
CEFBS_HasMVEInt, // MVE_VQDMULL_qr_s32bh = 1316
CEFBS_HasMVEInt, // MVE_VQDMULL_qr_s32th = 1317
CEFBS_HasMVEInt, // MVE_VQDMULLs16bh = 1318
CEFBS_HasMVEInt, // MVE_VQDMULLs16th = 1319
CEFBS_HasMVEInt, // MVE_VQDMULLs32bh = 1320
CEFBS_HasMVEInt, // MVE_VQDMULLs32th = 1321
CEFBS_HasMVEInt, // MVE_VQMOVNs16bh = 1322
CEFBS_HasMVEInt, // MVE_VQMOVNs16th = 1323
CEFBS_HasMVEInt, // MVE_VQMOVNs32bh = 1324
CEFBS_HasMVEInt, // MVE_VQMOVNs32th = 1325
CEFBS_HasMVEInt, // MVE_VQMOVNu16bh = 1326
CEFBS_HasMVEInt, // MVE_VQMOVNu16th = 1327
CEFBS_HasMVEInt, // MVE_VQMOVNu32bh = 1328
CEFBS_HasMVEInt, // MVE_VQMOVNu32th = 1329
CEFBS_HasMVEInt, // MVE_VQMOVUNs16bh = 1330
CEFBS_HasMVEInt, // MVE_VQMOVUNs16th = 1331
CEFBS_HasMVEInt, // MVE_VQMOVUNs32bh = 1332
CEFBS_HasMVEInt, // MVE_VQMOVUNs32th = 1333
CEFBS_HasMVEInt, // MVE_VQNEGs16 = 1334
CEFBS_HasMVEInt, // MVE_VQNEGs32 = 1335
CEFBS_HasMVEInt, // MVE_VQNEGs8 = 1336
CEFBS_HasMVEInt, // MVE_VQRDMLADHXs16 = 1337
CEFBS_HasMVEInt, // MVE_VQRDMLADHXs32 = 1338
CEFBS_HasMVEInt, // MVE_VQRDMLADHXs8 = 1339
CEFBS_HasMVEInt, // MVE_VQRDMLADHs16 = 1340
CEFBS_HasMVEInt, // MVE_VQRDMLADHs32 = 1341
CEFBS_HasMVEInt, // MVE_VQRDMLADHs8 = 1342
CEFBS_HasMVEInt, // MVE_VQRDMLAH_qrs16 = 1343
CEFBS_HasMVEInt, // MVE_VQRDMLAH_qrs32 = 1344
CEFBS_HasMVEInt, // MVE_VQRDMLAH_qrs8 = 1345
CEFBS_HasMVEInt, // MVE_VQRDMLASH_qrs16 = 1346
CEFBS_HasMVEInt, // MVE_VQRDMLASH_qrs32 = 1347
CEFBS_HasMVEInt, // MVE_VQRDMLASH_qrs8 = 1348
CEFBS_HasMVEInt, // MVE_VQRDMLSDHXs16 = 1349
CEFBS_HasMVEInt, // MVE_VQRDMLSDHXs32 = 1350
CEFBS_HasMVEInt, // MVE_VQRDMLSDHXs8 = 1351
CEFBS_HasMVEInt, // MVE_VQRDMLSDHs16 = 1352
CEFBS_HasMVEInt, // MVE_VQRDMLSDHs32 = 1353
CEFBS_HasMVEInt, // MVE_VQRDMLSDHs8 = 1354
CEFBS_HasMVEInt, // MVE_VQRDMULH_qr_s16 = 1355
CEFBS_HasMVEInt, // MVE_VQRDMULH_qr_s32 = 1356
CEFBS_HasMVEInt, // MVE_VQRDMULH_qr_s8 = 1357
CEFBS_HasMVEInt, // MVE_VQRDMULHi16 = 1358
CEFBS_HasMVEInt, // MVE_VQRDMULHi32 = 1359
CEFBS_HasMVEInt, // MVE_VQRDMULHi8 = 1360
CEFBS_HasMVEInt, // MVE_VQRSHL_by_vecs16 = 1361
CEFBS_HasMVEInt, // MVE_VQRSHL_by_vecs32 = 1362
CEFBS_HasMVEInt, // MVE_VQRSHL_by_vecs8 = 1363
CEFBS_HasMVEInt, // MVE_VQRSHL_by_vecu16 = 1364
CEFBS_HasMVEInt, // MVE_VQRSHL_by_vecu32 = 1365
CEFBS_HasMVEInt, // MVE_VQRSHL_by_vecu8 = 1366
CEFBS_HasMVEInt, // MVE_VQRSHL_qrs16 = 1367
CEFBS_HasMVEInt, // MVE_VQRSHL_qrs32 = 1368
CEFBS_HasMVEInt, // MVE_VQRSHL_qrs8 = 1369
CEFBS_HasMVEInt, // MVE_VQRSHL_qru16 = 1370
CEFBS_HasMVEInt, // MVE_VQRSHL_qru32 = 1371
CEFBS_HasMVEInt, // MVE_VQRSHL_qru8 = 1372
CEFBS_HasMVEInt, // MVE_VQRSHRNbhs16 = 1373
CEFBS_HasMVEInt, // MVE_VQRSHRNbhs32 = 1374
CEFBS_HasMVEInt, // MVE_VQRSHRNbhu16 = 1375
CEFBS_HasMVEInt, // MVE_VQRSHRNbhu32 = 1376
CEFBS_HasMVEInt, // MVE_VQRSHRNths16 = 1377
CEFBS_HasMVEInt, // MVE_VQRSHRNths32 = 1378
CEFBS_HasMVEInt, // MVE_VQRSHRNthu16 = 1379
CEFBS_HasMVEInt, // MVE_VQRSHRNthu32 = 1380
CEFBS_HasMVEInt, // MVE_VQRSHRUNs16bh = 1381
CEFBS_HasMVEInt, // MVE_VQRSHRUNs16th = 1382
CEFBS_HasMVEInt, // MVE_VQRSHRUNs32bh = 1383
CEFBS_HasMVEInt, // MVE_VQRSHRUNs32th = 1384
CEFBS_HasMVEInt, // MVE_VQSHLU_imms16 = 1385
CEFBS_HasMVEInt, // MVE_VQSHLU_imms32 = 1386
CEFBS_HasMVEInt, // MVE_VQSHLU_imms8 = 1387
CEFBS_HasMVEInt, // MVE_VQSHL_by_vecs16 = 1388
CEFBS_HasMVEInt, // MVE_VQSHL_by_vecs32 = 1389
CEFBS_HasMVEInt, // MVE_VQSHL_by_vecs8 = 1390
CEFBS_HasMVEInt, // MVE_VQSHL_by_vecu16 = 1391
CEFBS_HasMVEInt, // MVE_VQSHL_by_vecu32 = 1392
CEFBS_HasMVEInt, // MVE_VQSHL_by_vecu8 = 1393
CEFBS_HasMVEInt, // MVE_VQSHL_qrs16 = 1394
CEFBS_HasMVEInt, // MVE_VQSHL_qrs32 = 1395
CEFBS_HasMVEInt, // MVE_VQSHL_qrs8 = 1396
CEFBS_HasMVEInt, // MVE_VQSHL_qru16 = 1397
CEFBS_HasMVEInt, // MVE_VQSHL_qru32 = 1398
CEFBS_HasMVEInt, // MVE_VQSHL_qru8 = 1399
CEFBS_HasMVEInt, // MVE_VQSHRNbhs16 = 1400
CEFBS_HasMVEInt, // MVE_VQSHRNbhs32 = 1401
CEFBS_HasMVEInt, // MVE_VQSHRNbhu16 = 1402
CEFBS_HasMVEInt, // MVE_VQSHRNbhu32 = 1403
CEFBS_HasMVEInt, // MVE_VQSHRNths16 = 1404
CEFBS_HasMVEInt, // MVE_VQSHRNths32 = 1405
CEFBS_HasMVEInt, // MVE_VQSHRNthu16 = 1406
CEFBS_HasMVEInt, // MVE_VQSHRNthu32 = 1407
CEFBS_HasMVEInt, // MVE_VQSHRUNs16bh = 1408
CEFBS_HasMVEInt, // MVE_VQSHRUNs16th = 1409
CEFBS_HasMVEInt, // MVE_VQSHRUNs32bh = 1410
CEFBS_HasMVEInt, // MVE_VQSHRUNs32th = 1411
CEFBS_HasMVEInt, // MVE_VQSUB_qr_s16 = 1412
CEFBS_HasMVEInt, // MVE_VQSUB_qr_s32 = 1413
CEFBS_HasMVEInt, // MVE_VQSUB_qr_s8 = 1414
CEFBS_HasMVEInt, // MVE_VQSUB_qr_u16 = 1415
CEFBS_HasMVEInt, // MVE_VQSUB_qr_u32 = 1416
CEFBS_HasMVEInt, // MVE_VQSUB_qr_u8 = 1417
CEFBS_HasMVEInt, // MVE_VQSUBs16 = 1418
CEFBS_HasMVEInt, // MVE_VQSUBs32 = 1419
CEFBS_HasMVEInt, // MVE_VQSUBs8 = 1420
CEFBS_HasMVEInt, // MVE_VQSUBu16 = 1421
CEFBS_HasMVEInt, // MVE_VQSUBu32 = 1422
CEFBS_HasMVEInt, // MVE_VQSUBu8 = 1423
CEFBS_HasMVEInt, // MVE_VREV16_8 = 1424
CEFBS_HasMVEInt, // MVE_VREV32_16 = 1425
CEFBS_HasMVEInt, // MVE_VREV32_8 = 1426
CEFBS_HasMVEInt, // MVE_VREV64_16 = 1427
CEFBS_HasMVEInt, // MVE_VREV64_32 = 1428
CEFBS_HasMVEInt, // MVE_VREV64_8 = 1429
CEFBS_HasMVEInt, // MVE_VRHADDs16 = 1430
CEFBS_HasMVEInt, // MVE_VRHADDs32 = 1431
CEFBS_HasMVEInt, // MVE_VRHADDs8 = 1432
CEFBS_HasMVEInt, // MVE_VRHADDu16 = 1433
CEFBS_HasMVEInt, // MVE_VRHADDu32 = 1434
CEFBS_HasMVEInt, // MVE_VRHADDu8 = 1435
CEFBS_HasMVEFloat, // MVE_VRINTf16A = 1436
CEFBS_HasMVEFloat, // MVE_VRINTf16M = 1437
CEFBS_HasMVEFloat, // MVE_VRINTf16N = 1438
CEFBS_HasMVEFloat, // MVE_VRINTf16P = 1439
CEFBS_HasMVEFloat, // MVE_VRINTf16X = 1440
CEFBS_HasMVEFloat, // MVE_VRINTf16Z = 1441
CEFBS_HasMVEFloat, // MVE_VRINTf32A = 1442
CEFBS_HasMVEFloat, // MVE_VRINTf32M = 1443
CEFBS_HasMVEFloat, // MVE_VRINTf32N = 1444
CEFBS_HasMVEFloat, // MVE_VRINTf32P = 1445
CEFBS_HasMVEFloat, // MVE_VRINTf32X = 1446
CEFBS_HasMVEFloat, // MVE_VRINTf32Z = 1447
CEFBS_HasMVEInt, // MVE_VRMLALDAVHas32 = 1448
CEFBS_HasMVEInt, // MVE_VRMLALDAVHau32 = 1449
CEFBS_HasMVEInt, // MVE_VRMLALDAVHaxs32 = 1450
CEFBS_HasMVEInt, // MVE_VRMLALDAVHs32 = 1451
CEFBS_HasMVEInt, // MVE_VRMLALDAVHu32 = 1452
CEFBS_HasMVEInt, // MVE_VRMLALDAVHxs32 = 1453
CEFBS_HasMVEInt, // MVE_VRMLSLDAVHas32 = 1454
CEFBS_HasMVEInt, // MVE_VRMLSLDAVHaxs32 = 1455
CEFBS_HasMVEInt, // MVE_VRMLSLDAVHs32 = 1456
CEFBS_HasMVEInt, // MVE_VRMLSLDAVHxs32 = 1457
CEFBS_HasMVEInt, // MVE_VRMULHs16 = 1458
CEFBS_HasMVEInt, // MVE_VRMULHs32 = 1459
CEFBS_HasMVEInt, // MVE_VRMULHs8 = 1460
CEFBS_HasMVEInt, // MVE_VRMULHu16 = 1461
CEFBS_HasMVEInt, // MVE_VRMULHu32 = 1462
CEFBS_HasMVEInt, // MVE_VRMULHu8 = 1463
CEFBS_HasMVEInt, // MVE_VRSHL_by_vecs16 = 1464
CEFBS_HasMVEInt, // MVE_VRSHL_by_vecs32 = 1465
CEFBS_HasMVEInt, // MVE_VRSHL_by_vecs8 = 1466
CEFBS_HasMVEInt, // MVE_VRSHL_by_vecu16 = 1467
CEFBS_HasMVEInt, // MVE_VRSHL_by_vecu32 = 1468
CEFBS_HasMVEInt, // MVE_VRSHL_by_vecu8 = 1469
CEFBS_HasMVEInt, // MVE_VRSHL_qrs16 = 1470
CEFBS_HasMVEInt, // MVE_VRSHL_qrs32 = 1471
CEFBS_HasMVEInt, // MVE_VRSHL_qrs8 = 1472
CEFBS_HasMVEInt, // MVE_VRSHL_qru16 = 1473
CEFBS_HasMVEInt, // MVE_VRSHL_qru32 = 1474
CEFBS_HasMVEInt, // MVE_VRSHL_qru8 = 1475
CEFBS_HasMVEInt, // MVE_VRSHRNi16bh = 1476
CEFBS_HasMVEInt, // MVE_VRSHRNi16th = 1477
CEFBS_HasMVEInt, // MVE_VRSHRNi32bh = 1478
CEFBS_HasMVEInt, // MVE_VRSHRNi32th = 1479
CEFBS_HasMVEInt, // MVE_VRSHR_imms16 = 1480
CEFBS_HasMVEInt, // MVE_VRSHR_imms32 = 1481
CEFBS_HasMVEInt, // MVE_VRSHR_imms8 = 1482
CEFBS_HasMVEInt, // MVE_VRSHR_immu16 = 1483
CEFBS_HasMVEInt, // MVE_VRSHR_immu32 = 1484
CEFBS_HasMVEInt, // MVE_VRSHR_immu8 = 1485
CEFBS_HasMVEInt, // MVE_VSBC = 1486
CEFBS_HasMVEInt, // MVE_VSBCI = 1487
CEFBS_HasMVEInt, // MVE_VSHLC = 1488
CEFBS_HasMVEInt, // MVE_VSHLL_imms16bh = 1489
CEFBS_HasMVEInt, // MVE_VSHLL_imms16th = 1490
CEFBS_HasMVEInt, // MVE_VSHLL_imms8bh = 1491
CEFBS_HasMVEInt, // MVE_VSHLL_imms8th = 1492
CEFBS_HasMVEInt, // MVE_VSHLL_immu16bh = 1493
CEFBS_HasMVEInt, // MVE_VSHLL_immu16th = 1494
CEFBS_HasMVEInt, // MVE_VSHLL_immu8bh = 1495
CEFBS_HasMVEInt, // MVE_VSHLL_immu8th = 1496
CEFBS_HasMVEInt, // MVE_VSHLL_lws16bh = 1497
CEFBS_HasMVEInt, // MVE_VSHLL_lws16th = 1498
CEFBS_HasMVEInt, // MVE_VSHLL_lws8bh = 1499
CEFBS_HasMVEInt, // MVE_VSHLL_lws8th = 1500
CEFBS_HasMVEInt, // MVE_VSHLL_lwu16bh = 1501
CEFBS_HasMVEInt, // MVE_VSHLL_lwu16th = 1502
CEFBS_HasMVEInt, // MVE_VSHLL_lwu8bh = 1503
CEFBS_HasMVEInt, // MVE_VSHLL_lwu8th = 1504
CEFBS_HasMVEInt, // MVE_VSHL_by_vecs16 = 1505
CEFBS_HasMVEInt, // MVE_VSHL_by_vecs32 = 1506
CEFBS_HasMVEInt, // MVE_VSHL_by_vecs8 = 1507
CEFBS_HasMVEInt, // MVE_VSHL_by_vecu16 = 1508
CEFBS_HasMVEInt, // MVE_VSHL_by_vecu32 = 1509
CEFBS_HasMVEInt, // MVE_VSHL_by_vecu8 = 1510
CEFBS_HasMVEInt, // MVE_VSHL_immi16 = 1511
CEFBS_HasMVEInt, // MVE_VSHL_immi32 = 1512
CEFBS_HasMVEInt, // MVE_VSHL_immi8 = 1513
CEFBS_HasMVEInt, // MVE_VSHL_qrs16 = 1514
CEFBS_HasMVEInt, // MVE_VSHL_qrs32 = 1515
CEFBS_HasMVEInt, // MVE_VSHL_qrs8 = 1516
CEFBS_HasMVEInt, // MVE_VSHL_qru16 = 1517
CEFBS_HasMVEInt, // MVE_VSHL_qru32 = 1518
CEFBS_HasMVEInt, // MVE_VSHL_qru8 = 1519
CEFBS_HasMVEInt, // MVE_VSHRNi16bh = 1520
CEFBS_HasMVEInt, // MVE_VSHRNi16th = 1521
CEFBS_HasMVEInt, // MVE_VSHRNi32bh = 1522
CEFBS_HasMVEInt, // MVE_VSHRNi32th = 1523
CEFBS_HasMVEInt, // MVE_VSHR_imms16 = 1524
CEFBS_HasMVEInt, // MVE_VSHR_imms32 = 1525
CEFBS_HasMVEInt, // MVE_VSHR_imms8 = 1526
CEFBS_HasMVEInt, // MVE_VSHR_immu16 = 1527
CEFBS_HasMVEInt, // MVE_VSHR_immu32 = 1528
CEFBS_HasMVEInt, // MVE_VSHR_immu8 = 1529
CEFBS_HasMVEInt, // MVE_VSLIimm16 = 1530
CEFBS_HasMVEInt, // MVE_VSLIimm32 = 1531
CEFBS_HasMVEInt, // MVE_VSLIimm8 = 1532
CEFBS_HasMVEInt, // MVE_VSLIimms16 = 1533
CEFBS_HasMVEInt, // MVE_VSLIimms32 = 1534
CEFBS_HasMVEInt, // MVE_VSLIimms8 = 1535
CEFBS_HasMVEInt, // MVE_VSLIimmu16 = 1536
CEFBS_HasMVEInt, // MVE_VSLIimmu32 = 1537
CEFBS_HasMVEInt, // MVE_VSLIimmu8 = 1538
CEFBS_HasMVEInt, // MVE_VSRIimm16 = 1539
CEFBS_HasMVEInt, // MVE_VSRIimm32 = 1540
CEFBS_HasMVEInt, // MVE_VSRIimm8 = 1541
CEFBS_HasMVEInt, // MVE_VST20_16 = 1542
CEFBS_HasMVEInt, // MVE_VST20_16_wb = 1543
CEFBS_HasMVEInt, // MVE_VST20_32 = 1544
CEFBS_HasMVEInt, // MVE_VST20_32_wb = 1545
CEFBS_HasMVEInt, // MVE_VST20_8 = 1546
CEFBS_HasMVEInt, // MVE_VST20_8_wb = 1547
CEFBS_HasMVEInt, // MVE_VST21_16 = 1548
CEFBS_HasMVEInt, // MVE_VST21_16_wb = 1549
CEFBS_HasMVEInt, // MVE_VST21_32 = 1550
CEFBS_HasMVEInt, // MVE_VST21_32_wb = 1551
CEFBS_HasMVEInt, // MVE_VST21_8 = 1552
CEFBS_HasMVEInt, // MVE_VST21_8_wb = 1553
CEFBS_HasMVEInt, // MVE_VST40_16 = 1554
CEFBS_HasMVEInt, // MVE_VST40_16_wb = 1555
CEFBS_HasMVEInt, // MVE_VST40_32 = 1556
CEFBS_HasMVEInt, // MVE_VST40_32_wb = 1557
CEFBS_HasMVEInt, // MVE_VST40_8 = 1558
CEFBS_HasMVEInt, // MVE_VST40_8_wb = 1559
CEFBS_HasMVEInt, // MVE_VST41_16 = 1560
CEFBS_HasMVEInt, // MVE_VST41_16_wb = 1561
CEFBS_HasMVEInt, // MVE_VST41_32 = 1562
CEFBS_HasMVEInt, // MVE_VST41_32_wb = 1563
CEFBS_HasMVEInt, // MVE_VST41_8 = 1564
CEFBS_HasMVEInt, // MVE_VST41_8_wb = 1565
CEFBS_HasMVEInt, // MVE_VST42_16 = 1566
CEFBS_HasMVEInt, // MVE_VST42_16_wb = 1567
CEFBS_HasMVEInt, // MVE_VST42_32 = 1568
CEFBS_HasMVEInt, // MVE_VST42_32_wb = 1569
CEFBS_HasMVEInt, // MVE_VST42_8 = 1570
CEFBS_HasMVEInt, // MVE_VST42_8_wb = 1571
CEFBS_HasMVEInt, // MVE_VST43_16 = 1572
CEFBS_HasMVEInt, // MVE_VST43_16_wb = 1573
CEFBS_HasMVEInt, // MVE_VST43_32 = 1574
CEFBS_HasMVEInt, // MVE_VST43_32_wb = 1575
CEFBS_HasMVEInt, // MVE_VST43_8 = 1576
CEFBS_HasMVEInt, // MVE_VST43_8_wb = 1577
CEFBS_HasMVEInt, // MVE_VSTRB16 = 1578
CEFBS_HasMVEInt, // MVE_VSTRB16_post = 1579
CEFBS_HasMVEInt, // MVE_VSTRB16_pre = 1580
CEFBS_HasMVEInt, // MVE_VSTRB16_rq = 1581
CEFBS_HasMVEInt, // MVE_VSTRB32 = 1582
CEFBS_HasMVEInt, // MVE_VSTRB32_post = 1583
CEFBS_HasMVEInt, // MVE_VSTRB32_pre = 1584
CEFBS_HasMVEInt, // MVE_VSTRB32_rq = 1585
CEFBS_HasMVEInt, // MVE_VSTRB8_rq = 1586
CEFBS_HasMVEInt, // MVE_VSTRBU8 = 1587
CEFBS_HasMVEInt, // MVE_VSTRBU8_post = 1588
CEFBS_HasMVEInt, // MVE_VSTRBU8_pre = 1589
CEFBS_HasMVEInt, // MVE_VSTRD64_qi = 1590
CEFBS_HasMVEInt, // MVE_VSTRD64_qi_pre = 1591
CEFBS_HasMVEInt, // MVE_VSTRD64_rq = 1592
CEFBS_HasMVEInt, // MVE_VSTRD64_rq_u = 1593
CEFBS_HasMVEInt, // MVE_VSTRH16_rq = 1594
CEFBS_HasMVEInt, // MVE_VSTRH16_rq_u = 1595
CEFBS_HasMVEInt, // MVE_VSTRH32 = 1596
CEFBS_HasMVEInt, // MVE_VSTRH32_post = 1597
CEFBS_HasMVEInt, // MVE_VSTRH32_pre = 1598
CEFBS_HasMVEInt, // MVE_VSTRH32_rq = 1599
CEFBS_HasMVEInt, // MVE_VSTRH32_rq_u = 1600
CEFBS_HasMVEInt, // MVE_VSTRHU16 = 1601
CEFBS_HasMVEInt, // MVE_VSTRHU16_post = 1602
CEFBS_HasMVEInt, // MVE_VSTRHU16_pre = 1603
CEFBS_HasMVEInt, // MVE_VSTRW32_qi = 1604
CEFBS_HasMVEInt, // MVE_VSTRW32_qi_pre = 1605
CEFBS_HasMVEInt, // MVE_VSTRW32_rq = 1606
CEFBS_HasMVEInt, // MVE_VSTRW32_rq_u = 1607
CEFBS_HasMVEInt, // MVE_VSTRWU32 = 1608
CEFBS_HasMVEInt, // MVE_VSTRWU32_post = 1609
CEFBS_HasMVEInt, // MVE_VSTRWU32_pre = 1610
CEFBS_HasMVEFloat, // MVE_VSUB_qr_f16 = 1611
CEFBS_HasMVEFloat, // MVE_VSUB_qr_f32 = 1612
CEFBS_HasMVEInt, // MVE_VSUB_qr_i16 = 1613
CEFBS_HasMVEInt, // MVE_VSUB_qr_i32 = 1614
CEFBS_HasMVEInt, // MVE_VSUB_qr_i8 = 1615
CEFBS_HasMVEFloat, // MVE_VSUBf16 = 1616
CEFBS_HasMVEFloat, // MVE_VSUBf32 = 1617
CEFBS_HasMVEInt, // MVE_VSUBi16 = 1618
CEFBS_HasMVEInt, // MVE_VSUBi32 = 1619
CEFBS_HasMVEInt, // MVE_VSUBi8 = 1620
CEFBS_HasMVEInt, // MVE_WLSTP_16 = 1621
CEFBS_HasMVEInt, // MVE_WLSTP_32 = 1622
CEFBS_HasMVEInt, // MVE_WLSTP_64 = 1623
CEFBS_HasMVEInt, // MVE_WLSTP_8 = 1624
CEFBS_IsARM, // MVNi = 1625
CEFBS_IsARM, // MVNr = 1626
CEFBS_IsARM, // MVNsi = 1627
CEFBS_IsARM, // MVNsr = 1628
CEFBS_HasV8_HasNEON, // NEON_VMAXNMNDf = 1629
CEFBS_HasV8_HasNEON_HasFullFP16, // NEON_VMAXNMNDh = 1630
CEFBS_HasV8_HasNEON, // NEON_VMAXNMNQf = 1631
CEFBS_HasV8_HasNEON_HasFullFP16, // NEON_VMAXNMNQh = 1632
CEFBS_HasV8_HasNEON, // NEON_VMINNMNDf = 1633
CEFBS_HasV8_HasNEON_HasFullFP16, // NEON_VMINNMNDh = 1634
CEFBS_HasV8_HasNEON, // NEON_VMINNMNQf = 1635
CEFBS_HasV8_HasNEON_HasFullFP16, // NEON_VMINNMNQh = 1636
CEFBS_IsARM, // ORRri = 1637
CEFBS_IsARM, // ORRrr = 1638
CEFBS_IsARM, // ORRrsi = 1639
CEFBS_IsARM, // ORRrsr = 1640
CEFBS_IsARM_HasV6, // PKHBT = 1641
CEFBS_IsARM_HasV6, // PKHTB = 1642
CEFBS_IsARM_HasV7_HasMP, // PLDWi12 = 1643
CEFBS_IsARM_HasV7_HasMP, // PLDWrs = 1644
CEFBS_IsARM, // PLDi12 = 1645
CEFBS_IsARM, // PLDrs = 1646
CEFBS_IsARM_HasV7, // PLIi12 = 1647
CEFBS_IsARM_HasV7, // PLIrs = 1648
CEFBS_IsARM, // QADD = 1649
CEFBS_IsARM, // QADD16 = 1650
CEFBS_IsARM, // QADD8 = 1651
CEFBS_IsARM, // QASX = 1652
CEFBS_IsARM, // QDADD = 1653
CEFBS_IsARM, // QDSUB = 1654
CEFBS_IsARM, // QSAX = 1655
CEFBS_IsARM, // QSUB = 1656
CEFBS_IsARM, // QSUB16 = 1657
CEFBS_IsARM, // QSUB8 = 1658
CEFBS_IsARM_HasV6T2, // RBIT = 1659
CEFBS_IsARM_HasV6, // REV = 1660
CEFBS_IsARM_HasV6, // REV16 = 1661
CEFBS_IsARM_HasV6, // REVSH = 1662
CEFBS_IsARM, // RFEDA = 1663
CEFBS_IsARM, // RFEDA_UPD = 1664
CEFBS_IsARM, // RFEDB = 1665
CEFBS_IsARM, // RFEDB_UPD = 1666
CEFBS_IsARM, // RFEIA = 1667
CEFBS_IsARM, // RFEIA_UPD = 1668
CEFBS_IsARM, // RFEIB = 1669
CEFBS_IsARM, // RFEIB_UPD = 1670
CEFBS_IsARM, // RSBri = 1671
CEFBS_IsARM, // RSBrr = 1672
CEFBS_IsARM, // RSBrsi = 1673
CEFBS_IsARM, // RSBrsr = 1674
CEFBS_IsARM, // RSCri = 1675
CEFBS_IsARM, // RSCrr = 1676
CEFBS_IsARM, // RSCrsi = 1677
CEFBS_IsARM, // RSCrsr = 1678
CEFBS_IsARM, // SADD16 = 1679
CEFBS_IsARM, // SADD8 = 1680
CEFBS_IsARM, // SASX = 1681
CEFBS_IsARM_HasSB, // SB = 1682
CEFBS_IsARM, // SBCri = 1683
CEFBS_IsARM, // SBCrr = 1684
CEFBS_IsARM, // SBCrsi = 1685
CEFBS_IsARM, // SBCrsr = 1686
CEFBS_IsARM_HasV6T2, // SBFX = 1687
CEFBS_IsARM_HasDivideInARM, // SDIV = 1688
CEFBS_IsARM_HasV6, // SEL = 1689
CEFBS_IsARM, // SETEND = 1690
CEFBS_IsARM_HasV8_HasV8_1a, // SETPAN = 1691
CEFBS_HasV8_HasCrypto, // SHA1C = 1692
CEFBS_HasV8_HasCrypto, // SHA1H = 1693
CEFBS_HasV8_HasCrypto, // SHA1M = 1694
CEFBS_HasV8_HasCrypto, // SHA1P = 1695
CEFBS_HasV8_HasCrypto, // SHA1SU0 = 1696
CEFBS_HasV8_HasCrypto, // SHA1SU1 = 1697
CEFBS_HasV8_HasCrypto, // SHA256H = 1698
CEFBS_HasV8_HasCrypto, // SHA256H2 = 1699
CEFBS_HasV8_HasCrypto, // SHA256SU0 = 1700
CEFBS_HasV8_HasCrypto, // SHA256SU1 = 1701
CEFBS_IsARM, // SHADD16 = 1702
CEFBS_IsARM, // SHADD8 = 1703
CEFBS_IsARM, // SHASX = 1704
CEFBS_IsARM, // SHSAX = 1705
CEFBS_IsARM, // SHSUB16 = 1706
CEFBS_IsARM, // SHSUB8 = 1707
CEFBS_IsARM_HasTrustZone, // SMC = 1708
CEFBS_IsARM_HasV5TE, // SMLABB = 1709
CEFBS_IsARM_HasV5TE, // SMLABT = 1710
CEFBS_IsARM_HasV6, // SMLAD = 1711
CEFBS_IsARM_HasV6, // SMLADX = 1712
CEFBS_IsARM_HasV6, // SMLAL = 1713
CEFBS_IsARM_HasV5TE, // SMLALBB = 1714
CEFBS_IsARM_HasV5TE, // SMLALBT = 1715
CEFBS_IsARM_HasV6, // SMLALD = 1716
CEFBS_IsARM_HasV6, // SMLALDX = 1717
CEFBS_IsARM_HasV5TE, // SMLALTB = 1718
CEFBS_IsARM_HasV5TE, // SMLALTT = 1719
CEFBS_IsARM_HasV5TE, // SMLATB = 1720
CEFBS_IsARM_HasV5TE, // SMLATT = 1721
CEFBS_IsARM_HasV5TE, // SMLAWB = 1722
CEFBS_IsARM_HasV5TE, // SMLAWT = 1723
CEFBS_IsARM_HasV6, // SMLSD = 1724
CEFBS_IsARM_HasV6, // SMLSDX = 1725
CEFBS_IsARM_HasV6, // SMLSLD = 1726
CEFBS_IsARM_HasV6, // SMLSLDX = 1727
CEFBS_IsARM_HasV6, // SMMLA = 1728
CEFBS_IsARM_HasV6, // SMMLAR = 1729
CEFBS_IsARM_HasV6, // SMMLS = 1730
CEFBS_IsARM_HasV6, // SMMLSR = 1731
CEFBS_IsARM_HasV6, // SMMUL = 1732
CEFBS_IsARM_HasV6, // SMMULR = 1733
CEFBS_IsARM_HasV6, // SMUAD = 1734
CEFBS_IsARM_HasV6, // SMUADX = 1735
CEFBS_IsARM_HasV5TE, // SMULBB = 1736
CEFBS_IsARM_HasV5TE, // SMULBT = 1737
CEFBS_IsARM_HasV6, // SMULL = 1738
CEFBS_IsARM_HasV5TE, // SMULTB = 1739
CEFBS_IsARM_HasV5TE, // SMULTT = 1740
CEFBS_IsARM_HasV5TE, // SMULWB = 1741
CEFBS_IsARM_HasV5TE, // SMULWT = 1742
CEFBS_IsARM_HasV6, // SMUSD = 1743
CEFBS_IsARM_HasV6, // SMUSDX = 1744
CEFBS_IsARM, // SRSDA = 1745
CEFBS_IsARM, // SRSDA_UPD = 1746
CEFBS_IsARM, // SRSDB = 1747
CEFBS_IsARM, // SRSDB_UPD = 1748
CEFBS_IsARM, // SRSIA = 1749
CEFBS_IsARM, // SRSIA_UPD = 1750
CEFBS_IsARM, // SRSIB = 1751
CEFBS_IsARM, // SRSIB_UPD = 1752
CEFBS_IsARM_HasV6, // SSAT = 1753
CEFBS_IsARM_HasV6, // SSAT16 = 1754
CEFBS_IsARM, // SSAX = 1755
CEFBS_IsARM, // SSUB16 = 1756
CEFBS_IsARM, // SSUB8 = 1757
CEFBS_IsARM_PreV8, // STC2L_OFFSET = 1758
CEFBS_IsARM_PreV8, // STC2L_OPTION = 1759
CEFBS_IsARM_PreV8, // STC2L_POST = 1760
CEFBS_IsARM_PreV8, // STC2L_PRE = 1761
CEFBS_IsARM_PreV8, // STC2_OFFSET = 1762
CEFBS_IsARM_PreV8, // STC2_OPTION = 1763
CEFBS_IsARM_PreV8, // STC2_POST = 1764
CEFBS_IsARM_PreV8, // STC2_PRE = 1765
CEFBS_IsARM, // STCL_OFFSET = 1766
CEFBS_IsARM, // STCL_OPTION = 1767
CEFBS_IsARM, // STCL_POST = 1768
CEFBS_IsARM, // STCL_PRE = 1769
CEFBS_IsARM, // STC_OFFSET = 1770
CEFBS_IsARM, // STC_OPTION = 1771
CEFBS_IsARM, // STC_POST = 1772
CEFBS_IsARM, // STC_PRE = 1773
CEFBS_IsARM_HasAcquireRelease, // STL = 1774
CEFBS_IsARM_HasAcquireRelease, // STLB = 1775
CEFBS_IsARM_HasAcquireRelease_HasV7Clrex, // STLEX = 1776
CEFBS_IsARM_HasAcquireRelease_HasV7Clrex, // STLEXB = 1777
CEFBS_IsARM_HasAcquireRelease_HasV7Clrex, // STLEXD = 1778
CEFBS_IsARM_HasAcquireRelease_HasV7Clrex, // STLEXH = 1779
CEFBS_IsARM_HasAcquireRelease, // STLH = 1780
CEFBS_IsARM, // STMDA = 1781
CEFBS_IsARM, // STMDA_UPD = 1782
CEFBS_IsARM, // STMDB = 1783
CEFBS_IsARM, // STMDB_UPD = 1784
CEFBS_IsARM, // STMIA = 1785
CEFBS_IsARM, // STMIA_UPD = 1786
CEFBS_IsARM, // STMIB = 1787
CEFBS_IsARM, // STMIB_UPD = 1788
CEFBS_IsARM, // STRBT_POST_IMM = 1789
CEFBS_IsARM, // STRBT_POST_REG = 1790
CEFBS_IsARM, // STRB_POST_IMM = 1791
CEFBS_IsARM, // STRB_POST_REG = 1792
CEFBS_IsARM, // STRB_PRE_IMM = 1793
CEFBS_IsARM, // STRB_PRE_REG = 1794
CEFBS_IsARM, // STRBi12 = 1795
CEFBS_IsARM, // STRBrs = 1796
CEFBS_IsARM_HasV5TE, // STRD = 1797
CEFBS_IsARM, // STRD_POST = 1798
CEFBS_IsARM, // STRD_PRE = 1799
CEFBS_IsARM, // STREX = 1800
CEFBS_IsARM, // STREXB = 1801
CEFBS_IsARM, // STREXD = 1802
CEFBS_IsARM, // STREXH = 1803
CEFBS_IsARM, // STRH = 1804
CEFBS_IsARM, // STRHTi = 1805
CEFBS_IsARM, // STRHTr = 1806
CEFBS_IsARM, // STRH_POST = 1807
CEFBS_IsARM, // STRH_PRE = 1808
CEFBS_IsARM, // STRT_POST_IMM = 1809
CEFBS_IsARM, // STRT_POST_REG = 1810
CEFBS_IsARM, // STR_POST_IMM = 1811
CEFBS_IsARM, // STR_POST_REG = 1812
CEFBS_IsARM, // STR_PRE_IMM = 1813
CEFBS_IsARM, // STR_PRE_REG = 1814
CEFBS_IsARM, // STRi12 = 1815
CEFBS_IsARM, // STRrs = 1816
CEFBS_IsARM, // SUBri = 1817
CEFBS_IsARM, // SUBrr = 1818
CEFBS_IsARM, // SUBrsi = 1819
CEFBS_IsARM, // SUBrsr = 1820
CEFBS_IsARM, // SVC = 1821
CEFBS_IsARM_PreV8, // SWP = 1822
CEFBS_IsARM_PreV8, // SWPB = 1823
CEFBS_IsARM_HasV6, // SXTAB = 1824
CEFBS_IsARM_HasV6, // SXTAB16 = 1825
CEFBS_IsARM_HasV6, // SXTAH = 1826
CEFBS_IsARM_HasV6, // SXTB = 1827
CEFBS_IsARM_HasV6, // SXTB16 = 1828
CEFBS_IsARM_HasV6, // SXTH = 1829
CEFBS_IsARM, // TEQri = 1830
CEFBS_IsARM, // TEQrr = 1831
CEFBS_IsARM, // TEQrsi = 1832
CEFBS_IsARM, // TEQrsr = 1833
CEFBS_IsARM, // TRAP = 1834
CEFBS_IsARM_UseNaClTrap, // TRAPNaCl = 1835
CEFBS_IsARM_HasV8_4a, // TSB = 1836
CEFBS_IsARM, // TSTri = 1837
CEFBS_IsARM, // TSTrr = 1838
CEFBS_IsARM, // TSTrsi = 1839
CEFBS_IsARM, // TSTrsr = 1840
CEFBS_IsARM, // UADD16 = 1841
CEFBS_IsARM, // UADD8 = 1842
CEFBS_IsARM, // UASX = 1843
CEFBS_IsARM_HasV6T2, // UBFX = 1844
CEFBS_IsARM, // UDF = 1845
CEFBS_IsARM_HasDivideInARM, // UDIV = 1846
CEFBS_IsARM, // UHADD16 = 1847
CEFBS_IsARM, // UHADD8 = 1848
CEFBS_IsARM, // UHASX = 1849
CEFBS_IsARM, // UHSAX = 1850
CEFBS_IsARM, // UHSUB16 = 1851
CEFBS_IsARM, // UHSUB8 = 1852
CEFBS_IsARM_HasV6, // UMAAL = 1853
CEFBS_IsARM_HasV6, // UMLAL = 1854
CEFBS_IsARM_HasV6, // UMULL = 1855
CEFBS_IsARM, // UQADD16 = 1856
CEFBS_IsARM, // UQADD8 = 1857
CEFBS_IsARM, // UQASX = 1858
CEFBS_IsARM, // UQSAX = 1859
CEFBS_IsARM, // UQSUB16 = 1860
CEFBS_IsARM, // UQSUB8 = 1861
CEFBS_IsARM_HasV6, // USAD8 = 1862
CEFBS_IsARM_HasV6, // USADA8 = 1863
CEFBS_IsARM_HasV6, // USAT = 1864
CEFBS_IsARM_HasV6, // USAT16 = 1865
CEFBS_IsARM, // USAX = 1866
CEFBS_IsARM, // USUB16 = 1867
CEFBS_IsARM, // USUB8 = 1868
CEFBS_IsARM_HasV6, // UXTAB = 1869
CEFBS_IsARM_HasV6, // UXTAB16 = 1870
CEFBS_IsARM_HasV6, // UXTAH = 1871
CEFBS_IsARM_HasV6, // UXTB = 1872
CEFBS_IsARM_HasV6, // UXTB16 = 1873
CEFBS_IsARM_HasV6, // UXTH = 1874
CEFBS_HasNEON, // VABALsv2i64 = 1875
CEFBS_HasNEON, // VABALsv4i32 = 1876
CEFBS_HasNEON, // VABALsv8i16 = 1877
CEFBS_HasNEON, // VABALuv2i64 = 1878
CEFBS_HasNEON, // VABALuv4i32 = 1879
CEFBS_HasNEON, // VABALuv8i16 = 1880
CEFBS_HasNEON, // VABAsv16i8 = 1881
CEFBS_HasNEON, // VABAsv2i32 = 1882
CEFBS_HasNEON, // VABAsv4i16 = 1883
CEFBS_HasNEON, // VABAsv4i32 = 1884
CEFBS_HasNEON, // VABAsv8i16 = 1885
CEFBS_HasNEON, // VABAsv8i8 = 1886
CEFBS_HasNEON, // VABAuv16i8 = 1887
CEFBS_HasNEON, // VABAuv2i32 = 1888
CEFBS_HasNEON, // VABAuv4i16 = 1889
CEFBS_HasNEON, // VABAuv4i32 = 1890
CEFBS_HasNEON, // VABAuv8i16 = 1891
CEFBS_HasNEON, // VABAuv8i8 = 1892
CEFBS_HasNEON, // VABDLsv2i64 = 1893
CEFBS_HasNEON, // VABDLsv4i32 = 1894
CEFBS_HasNEON, // VABDLsv8i16 = 1895
CEFBS_HasNEON, // VABDLuv2i64 = 1896
CEFBS_HasNEON, // VABDLuv4i32 = 1897
CEFBS_HasNEON, // VABDLuv8i16 = 1898
CEFBS_HasNEON, // VABDfd = 1899
CEFBS_HasNEON, // VABDfq = 1900
CEFBS_HasNEON_HasFullFP16, // VABDhd = 1901
CEFBS_HasNEON_HasFullFP16, // VABDhq = 1902
CEFBS_HasNEON, // VABDsv16i8 = 1903
CEFBS_HasNEON, // VABDsv2i32 = 1904
CEFBS_HasNEON, // VABDsv4i16 = 1905
CEFBS_HasNEON, // VABDsv4i32 = 1906
CEFBS_HasNEON, // VABDsv8i16 = 1907
CEFBS_HasNEON, // VABDsv8i8 = 1908
CEFBS_HasNEON, // VABDuv16i8 = 1909
CEFBS_HasNEON, // VABDuv2i32 = 1910
CEFBS_HasNEON, // VABDuv4i16 = 1911
CEFBS_HasNEON, // VABDuv4i32 = 1912
CEFBS_HasNEON, // VABDuv8i16 = 1913
CEFBS_HasNEON, // VABDuv8i8 = 1914
CEFBS_HasVFP2_HasDPVFP, // VABSD = 1915
CEFBS_HasFullFP16, // VABSH = 1916
CEFBS_HasVFP2, // VABSS = 1917
CEFBS_HasNEON, // VABSfd = 1918
CEFBS_HasNEON, // VABSfq = 1919
CEFBS_HasNEON_HasFullFP16, // VABShd = 1920
CEFBS_HasNEON_HasFullFP16, // VABShq = 1921
CEFBS_HasNEON, // VABSv16i8 = 1922
CEFBS_HasNEON, // VABSv2i32 = 1923
CEFBS_HasNEON, // VABSv4i16 = 1924
CEFBS_HasNEON, // VABSv4i32 = 1925
CEFBS_HasNEON, // VABSv8i16 = 1926
CEFBS_HasNEON, // VABSv8i8 = 1927
CEFBS_HasNEON, // VACGEfd = 1928
CEFBS_HasNEON, // VACGEfq = 1929
CEFBS_HasNEON_HasFullFP16, // VACGEhd = 1930
CEFBS_HasNEON_HasFullFP16, // VACGEhq = 1931
CEFBS_HasNEON, // VACGTfd = 1932
CEFBS_HasNEON, // VACGTfq = 1933
CEFBS_HasNEON_HasFullFP16, // VACGThd = 1934
CEFBS_HasNEON_HasFullFP16, // VACGThq = 1935
CEFBS_HasVFP2_HasDPVFP, // VADDD = 1936
CEFBS_HasFullFP16, // VADDH = 1937
CEFBS_HasNEON, // VADDHNv2i32 = 1938
CEFBS_HasNEON, // VADDHNv4i16 = 1939
CEFBS_HasNEON, // VADDHNv8i8 = 1940
CEFBS_HasNEON, // VADDLsv2i64 = 1941
CEFBS_HasNEON, // VADDLsv4i32 = 1942
CEFBS_HasNEON, // VADDLsv8i16 = 1943
CEFBS_HasNEON, // VADDLuv2i64 = 1944
CEFBS_HasNEON, // VADDLuv4i32 = 1945
CEFBS_HasNEON, // VADDLuv8i16 = 1946
CEFBS_HasVFP2, // VADDS = 1947
CEFBS_HasNEON, // VADDWsv2i64 = 1948
CEFBS_HasNEON, // VADDWsv4i32 = 1949
CEFBS_HasNEON, // VADDWsv8i16 = 1950
CEFBS_HasNEON, // VADDWuv2i64 = 1951
CEFBS_HasNEON, // VADDWuv4i32 = 1952
CEFBS_HasNEON, // VADDWuv8i16 = 1953
CEFBS_HasNEON, // VADDfd = 1954
CEFBS_HasNEON, // VADDfq = 1955
CEFBS_HasNEON_HasFullFP16, // VADDhd = 1956
CEFBS_HasNEON_HasFullFP16, // VADDhq = 1957
CEFBS_HasNEON, // VADDv16i8 = 1958
CEFBS_HasNEON, // VADDv1i64 = 1959
CEFBS_HasNEON, // VADDv2i32 = 1960
CEFBS_HasNEON, // VADDv2i64 = 1961
CEFBS_HasNEON, // VADDv4i16 = 1962
CEFBS_HasNEON, // VADDv4i32 = 1963
CEFBS_HasNEON, // VADDv8i16 = 1964
CEFBS_HasNEON, // VADDv8i8 = 1965
CEFBS_HasNEON, // VANDd = 1966
CEFBS_HasNEON, // VANDq = 1967
CEFBS_HasNEON, // VBICd = 1968
CEFBS_HasNEON, // VBICiv2i32 = 1969
CEFBS_HasNEON, // VBICiv4i16 = 1970
CEFBS_HasNEON, // VBICiv4i32 = 1971
CEFBS_HasNEON, // VBICiv8i16 = 1972
CEFBS_HasNEON, // VBICq = 1973
CEFBS_HasNEON, // VBIFd = 1974
CEFBS_HasNEON, // VBIFq = 1975
CEFBS_HasNEON, // VBITd = 1976
CEFBS_HasNEON, // VBITq = 1977
CEFBS_HasNEON, // VBSLd = 1978
CEFBS_HasNEON, // VBSLq = 1979
CEFBS_HasNEON_HasV8_3a, // VCADDv2f32 = 1980
CEFBS_HasNEON_HasV8_3a_HasFullFP16, // VCADDv4f16 = 1981
CEFBS_HasNEON_HasV8_3a, // VCADDv4f32 = 1982
CEFBS_HasNEON_HasV8_3a_HasFullFP16, // VCADDv8f16 = 1983
CEFBS_HasNEON, // VCEQfd = 1984
CEFBS_HasNEON, // VCEQfq = 1985
CEFBS_HasNEON_HasFullFP16, // VCEQhd = 1986
CEFBS_HasNEON_HasFullFP16, // VCEQhq = 1987
CEFBS_HasNEON, // VCEQv16i8 = 1988
CEFBS_HasNEON, // VCEQv2i32 = 1989
CEFBS_HasNEON, // VCEQv4i16 = 1990
CEFBS_HasNEON, // VCEQv4i32 = 1991
CEFBS_HasNEON, // VCEQv8i16 = 1992
CEFBS_HasNEON, // VCEQv8i8 = 1993
CEFBS_HasNEON, // VCEQzv16i8 = 1994
CEFBS_HasNEON, // VCEQzv2f32 = 1995
CEFBS_HasNEON, // VCEQzv2i32 = 1996
CEFBS_HasNEON_HasFullFP16, // VCEQzv4f16 = 1997
CEFBS_HasNEON, // VCEQzv4f32 = 1998
CEFBS_HasNEON, // VCEQzv4i16 = 1999
CEFBS_HasNEON, // VCEQzv4i32 = 2000
CEFBS_HasNEON_HasFullFP16, // VCEQzv8f16 = 2001
CEFBS_HasNEON, // VCEQzv8i16 = 2002
CEFBS_HasNEON, // VCEQzv8i8 = 2003
CEFBS_HasNEON, // VCGEfd = 2004
CEFBS_HasNEON, // VCGEfq = 2005
CEFBS_HasNEON_HasFullFP16, // VCGEhd = 2006
CEFBS_HasNEON_HasFullFP16, // VCGEhq = 2007
CEFBS_HasNEON, // VCGEsv16i8 = 2008
CEFBS_HasNEON, // VCGEsv2i32 = 2009
CEFBS_HasNEON, // VCGEsv4i16 = 2010
CEFBS_HasNEON, // VCGEsv4i32 = 2011
CEFBS_HasNEON, // VCGEsv8i16 = 2012
CEFBS_HasNEON, // VCGEsv8i8 = 2013
CEFBS_HasNEON, // VCGEuv16i8 = 2014
CEFBS_HasNEON, // VCGEuv2i32 = 2015
CEFBS_HasNEON, // VCGEuv4i16 = 2016
CEFBS_HasNEON, // VCGEuv4i32 = 2017
CEFBS_HasNEON, // VCGEuv8i16 = 2018
CEFBS_HasNEON, // VCGEuv8i8 = 2019
CEFBS_HasNEON, // VCGEzv16i8 = 2020
CEFBS_HasNEON, // VCGEzv2f32 = 2021
CEFBS_HasNEON, // VCGEzv2i32 = 2022
CEFBS_HasNEON_HasFullFP16, // VCGEzv4f16 = 2023
CEFBS_HasNEON, // VCGEzv4f32 = 2024
CEFBS_HasNEON, // VCGEzv4i16 = 2025
CEFBS_HasNEON, // VCGEzv4i32 = 2026
CEFBS_HasNEON_HasFullFP16, // VCGEzv8f16 = 2027
CEFBS_HasNEON, // VCGEzv8i16 = 2028
CEFBS_HasNEON, // VCGEzv8i8 = 2029
CEFBS_HasNEON, // VCGTfd = 2030
CEFBS_HasNEON, // VCGTfq = 2031
CEFBS_HasNEON_HasFullFP16, // VCGThd = 2032
CEFBS_HasNEON_HasFullFP16, // VCGThq = 2033
CEFBS_HasNEON, // VCGTsv16i8 = 2034
CEFBS_HasNEON, // VCGTsv2i32 = 2035
CEFBS_HasNEON, // VCGTsv4i16 = 2036
CEFBS_HasNEON, // VCGTsv4i32 = 2037
CEFBS_HasNEON, // VCGTsv8i16 = 2038
CEFBS_HasNEON, // VCGTsv8i8 = 2039
CEFBS_HasNEON, // VCGTuv16i8 = 2040
CEFBS_HasNEON, // VCGTuv2i32 = 2041
CEFBS_HasNEON, // VCGTuv4i16 = 2042
CEFBS_HasNEON, // VCGTuv4i32 = 2043
CEFBS_HasNEON, // VCGTuv8i16 = 2044
CEFBS_HasNEON, // VCGTuv8i8 = 2045
CEFBS_HasNEON, // VCGTzv16i8 = 2046
CEFBS_HasNEON, // VCGTzv2f32 = 2047
CEFBS_HasNEON, // VCGTzv2i32 = 2048
CEFBS_HasNEON_HasFullFP16, // VCGTzv4f16 = 2049
CEFBS_HasNEON, // VCGTzv4f32 = 2050
CEFBS_HasNEON, // VCGTzv4i16 = 2051
CEFBS_HasNEON, // VCGTzv4i32 = 2052
CEFBS_HasNEON_HasFullFP16, // VCGTzv8f16 = 2053
CEFBS_HasNEON, // VCGTzv8i16 = 2054
CEFBS_HasNEON, // VCGTzv8i8 = 2055
CEFBS_HasNEON, // VCLEzv16i8 = 2056
CEFBS_HasNEON, // VCLEzv2f32 = 2057
CEFBS_HasNEON, // VCLEzv2i32 = 2058
CEFBS_HasNEON_HasFullFP16, // VCLEzv4f16 = 2059
CEFBS_HasNEON, // VCLEzv4f32 = 2060
CEFBS_HasNEON, // VCLEzv4i16 = 2061
CEFBS_HasNEON, // VCLEzv4i32 = 2062
CEFBS_HasNEON_HasFullFP16, // VCLEzv8f16 = 2063
CEFBS_HasNEON, // VCLEzv8i16 = 2064
CEFBS_HasNEON, // VCLEzv8i8 = 2065
CEFBS_HasNEON, // VCLSv16i8 = 2066
CEFBS_HasNEON, // VCLSv2i32 = 2067
CEFBS_HasNEON, // VCLSv4i16 = 2068
CEFBS_HasNEON, // VCLSv4i32 = 2069
CEFBS_HasNEON, // VCLSv8i16 = 2070
CEFBS_HasNEON, // VCLSv8i8 = 2071
CEFBS_HasNEON, // VCLTzv16i8 = 2072
CEFBS_HasNEON, // VCLTzv2f32 = 2073
CEFBS_HasNEON, // VCLTzv2i32 = 2074
CEFBS_HasNEON_HasFullFP16, // VCLTzv4f16 = 2075
CEFBS_HasNEON, // VCLTzv4f32 = 2076
CEFBS_HasNEON, // VCLTzv4i16 = 2077
CEFBS_HasNEON, // VCLTzv4i32 = 2078
CEFBS_HasNEON_HasFullFP16, // VCLTzv8f16 = 2079
CEFBS_HasNEON, // VCLTzv8i16 = 2080
CEFBS_HasNEON, // VCLTzv8i8 = 2081
CEFBS_HasNEON, // VCLZv16i8 = 2082
CEFBS_HasNEON, // VCLZv2i32 = 2083
CEFBS_HasNEON, // VCLZv4i16 = 2084
CEFBS_HasNEON, // VCLZv4i32 = 2085
CEFBS_HasNEON, // VCLZv8i16 = 2086
CEFBS_HasNEON, // VCLZv8i8 = 2087
CEFBS_HasNEON_HasV8_3a, // VCMLAv2f32 = 2088
CEFBS_HasNEON_HasV8_3a, // VCMLAv2f32_indexed = 2089
CEFBS_HasNEON_HasV8_3a_HasFullFP16, // VCMLAv4f16 = 2090
CEFBS_HasNEON_HasV8_3a_HasFullFP16, // VCMLAv4f16_indexed = 2091
CEFBS_HasNEON_HasV8_3a, // VCMLAv4f32 = 2092
CEFBS_HasNEON_HasV8_3a, // VCMLAv4f32_indexed = 2093
CEFBS_HasNEON_HasV8_3a_HasFullFP16, // VCMLAv8f16 = 2094
CEFBS_HasNEON_HasV8_3a_HasFullFP16, // VCMLAv8f16_indexed = 2095
CEFBS_HasVFP2_HasDPVFP, // VCMPD = 2096
CEFBS_HasVFP2_HasDPVFP, // VCMPED = 2097
CEFBS_HasFullFP16, // VCMPEH = 2098
CEFBS_HasVFP2, // VCMPES = 2099
CEFBS_HasVFP2_HasDPVFP, // VCMPEZD = 2100
CEFBS_HasFullFP16, // VCMPEZH = 2101
CEFBS_HasVFP2, // VCMPEZS = 2102
CEFBS_HasFullFP16, // VCMPH = 2103
CEFBS_HasVFP2, // VCMPS = 2104
CEFBS_HasVFP2_HasDPVFP, // VCMPZD = 2105
CEFBS_HasFullFP16, // VCMPZH = 2106
CEFBS_HasVFP2, // VCMPZS = 2107
CEFBS_HasNEON, // VCNTd = 2108
CEFBS_HasNEON, // VCNTq = 2109
CEFBS_HasV8_HasNEON, // VCVTANSDf = 2110
CEFBS_HasV8_HasNEON_HasFullFP16, // VCVTANSDh = 2111
CEFBS_HasV8_HasNEON, // VCVTANSQf = 2112
CEFBS_HasV8_HasNEON_HasFullFP16, // VCVTANSQh = 2113
CEFBS_HasV8_HasNEON, // VCVTANUDf = 2114
CEFBS_HasV8_HasNEON_HasFullFP16, // VCVTANUDh = 2115
CEFBS_HasV8_HasNEON, // VCVTANUQf = 2116
CEFBS_HasV8_HasNEON_HasFullFP16, // VCVTANUQh = 2117
CEFBS_HasFPARMv8_HasDPVFP, // VCVTASD = 2118
CEFBS_HasFullFP16, // VCVTASH = 2119
CEFBS_HasFPARMv8, // VCVTASS = 2120
CEFBS_HasFPARMv8_HasDPVFP, // VCVTAUD = 2121
CEFBS_HasFullFP16, // VCVTAUH = 2122
CEFBS_HasFPARMv8, // VCVTAUS = 2123
CEFBS_HasFPARMv8_HasDPVFP, // VCVTBDH = 2124
CEFBS_HasFPARMv8_HasDPVFP, // VCVTBHD = 2125
CEFBS_HasFP16, // VCVTBHS = 2126
CEFBS_HasFP16, // VCVTBSH = 2127
CEFBS_HasVFP2_HasDPVFP, // VCVTDS = 2128
CEFBS_HasV8_HasNEON, // VCVTMNSDf = 2129
CEFBS_HasV8_HasNEON_HasFullFP16, // VCVTMNSDh = 2130
CEFBS_HasV8_HasNEON, // VCVTMNSQf = 2131
CEFBS_HasV8_HasNEON_HasFullFP16, // VCVTMNSQh = 2132
CEFBS_HasV8_HasNEON, // VCVTMNUDf = 2133
CEFBS_HasV8_HasNEON_HasFullFP16, // VCVTMNUDh = 2134
CEFBS_HasV8_HasNEON, // VCVTMNUQf = 2135
CEFBS_HasV8_HasNEON_HasFullFP16, // VCVTMNUQh = 2136
CEFBS_HasFPARMv8_HasDPVFP, // VCVTMSD = 2137
CEFBS_HasFullFP16, // VCVTMSH = 2138
CEFBS_HasFPARMv8, // VCVTMSS = 2139
CEFBS_HasFPARMv8_HasDPVFP, // VCVTMUD = 2140
CEFBS_HasFullFP16, // VCVTMUH = 2141
CEFBS_HasFPARMv8, // VCVTMUS = 2142
CEFBS_HasV8_HasNEON, // VCVTNNSDf = 2143
CEFBS_HasV8_HasNEON_HasFullFP16, // VCVTNNSDh = 2144
CEFBS_HasV8_HasNEON, // VCVTNNSQf = 2145
CEFBS_HasV8_HasNEON_HasFullFP16, // VCVTNNSQh = 2146
CEFBS_HasV8_HasNEON, // VCVTNNUDf = 2147
CEFBS_HasV8_HasNEON_HasFullFP16, // VCVTNNUDh = 2148
CEFBS_HasV8_HasNEON, // VCVTNNUQf = 2149
CEFBS_HasV8_HasNEON_HasFullFP16, // VCVTNNUQh = 2150
CEFBS_HasFPARMv8_HasDPVFP, // VCVTNSD = 2151
CEFBS_HasFullFP16, // VCVTNSH = 2152
CEFBS_HasFPARMv8, // VCVTNSS = 2153
CEFBS_HasFPARMv8_HasDPVFP, // VCVTNUD = 2154
CEFBS_HasFullFP16, // VCVTNUH = 2155
CEFBS_HasFPARMv8, // VCVTNUS = 2156
CEFBS_HasV8_HasNEON, // VCVTPNSDf = 2157
CEFBS_HasV8_HasNEON_HasFullFP16, // VCVTPNSDh = 2158
CEFBS_HasV8_HasNEON, // VCVTPNSQf = 2159
CEFBS_HasV8_HasNEON_HasFullFP16, // VCVTPNSQh = 2160
CEFBS_HasV8_HasNEON, // VCVTPNUDf = 2161
CEFBS_HasV8_HasNEON_HasFullFP16, // VCVTPNUDh = 2162
CEFBS_HasV8_HasNEON, // VCVTPNUQf = 2163
CEFBS_HasV8_HasNEON_HasFullFP16, // VCVTPNUQh = 2164
CEFBS_HasFPARMv8_HasDPVFP, // VCVTPSD = 2165
CEFBS_HasFullFP16, // VCVTPSH = 2166
CEFBS_HasFPARMv8, // VCVTPSS = 2167
CEFBS_HasFPARMv8_HasDPVFP, // VCVTPUD = 2168
CEFBS_HasFullFP16, // VCVTPUH = 2169
CEFBS_HasFPARMv8, // VCVTPUS = 2170
CEFBS_HasVFP2_HasDPVFP, // VCVTSD = 2171
CEFBS_HasFPARMv8_HasDPVFP, // VCVTTDH = 2172
CEFBS_HasFPARMv8_HasDPVFP, // VCVTTHD = 2173
CEFBS_HasFP16, // VCVTTHS = 2174
CEFBS_HasFP16, // VCVTTSH = 2175
CEFBS_HasNEON_HasFP16, // VCVTf2h = 2176
CEFBS_HasNEON, // VCVTf2sd = 2177
CEFBS_HasNEON, // VCVTf2sq = 2178
CEFBS_HasNEON, // VCVTf2ud = 2179
CEFBS_HasNEON, // VCVTf2uq = 2180
CEFBS_HasNEON, // VCVTf2xsd = 2181
CEFBS_HasNEON, // VCVTf2xsq = 2182
CEFBS_HasNEON, // VCVTf2xud = 2183
CEFBS_HasNEON, // VCVTf2xuq = 2184
CEFBS_HasNEON_HasFP16, // VCVTh2f = 2185
CEFBS_HasNEON_HasFullFP16, // VCVTh2sd = 2186
CEFBS_HasNEON_HasFullFP16, // VCVTh2sq = 2187
CEFBS_HasNEON_HasFullFP16, // VCVTh2ud = 2188
CEFBS_HasNEON_HasFullFP16, // VCVTh2uq = 2189
CEFBS_HasNEON_HasFullFP16, // VCVTh2xsd = 2190
CEFBS_HasNEON_HasFullFP16, // VCVTh2xsq = 2191
CEFBS_HasNEON_HasFullFP16, // VCVTh2xud = 2192
CEFBS_HasNEON_HasFullFP16, // VCVTh2xuq = 2193
CEFBS_HasNEON, // VCVTs2fd = 2194
CEFBS_HasNEON, // VCVTs2fq = 2195
CEFBS_HasNEON_HasFullFP16, // VCVTs2hd = 2196
CEFBS_HasNEON_HasFullFP16, // VCVTs2hq = 2197
CEFBS_HasNEON, // VCVTu2fd = 2198
CEFBS_HasNEON, // VCVTu2fq = 2199
CEFBS_HasNEON_HasFullFP16, // VCVTu2hd = 2200
CEFBS_HasNEON_HasFullFP16, // VCVTu2hq = 2201
CEFBS_HasNEON, // VCVTxs2fd = 2202
CEFBS_HasNEON, // VCVTxs2fq = 2203
CEFBS_HasNEON_HasFullFP16, // VCVTxs2hd = 2204
CEFBS_HasNEON_HasFullFP16, // VCVTxs2hq = 2205
CEFBS_HasNEON, // VCVTxu2fd = 2206
CEFBS_HasNEON, // VCVTxu2fq = 2207
CEFBS_HasNEON_HasFullFP16, // VCVTxu2hd = 2208
CEFBS_HasNEON_HasFullFP16, // VCVTxu2hq = 2209
CEFBS_HasVFP2_HasDPVFP, // VDIVD = 2210
CEFBS_HasFullFP16, // VDIVH = 2211
CEFBS_HasVFP2, // VDIVS = 2212
CEFBS_HasNEON, // VDUP16d = 2213
CEFBS_HasNEON, // VDUP16q = 2214
CEFBS_HasNEON, // VDUP32d = 2215
CEFBS_HasNEON, // VDUP32q = 2216
CEFBS_HasNEON, // VDUP8d = 2217
CEFBS_HasNEON, // VDUP8q = 2218
CEFBS_HasNEON, // VDUPLN16d = 2219
CEFBS_HasNEON, // VDUPLN16q = 2220
CEFBS_HasNEON, // VDUPLN32d = 2221
CEFBS_HasNEON, // VDUPLN32q = 2222
CEFBS_HasNEON, // VDUPLN8d = 2223
CEFBS_HasNEON, // VDUPLN8q = 2224
CEFBS_HasNEON, // VEORd = 2225
CEFBS_HasNEON, // VEORq = 2226
CEFBS_HasNEON, // VEXTd16 = 2227
CEFBS_HasNEON, // VEXTd32 = 2228
CEFBS_HasNEON, // VEXTd8 = 2229
CEFBS_HasNEON, // VEXTq16 = 2230
CEFBS_HasNEON, // VEXTq32 = 2231
CEFBS_HasNEON, // VEXTq64 = 2232
CEFBS_HasNEON, // VEXTq8 = 2233
CEFBS_HasVFP4_HasDPVFP, // VFMAD = 2234
CEFBS_HasFullFP16, // VFMAH = 2235
CEFBS_HasNEON_HasFP16FML, // VFMALD = 2236
CEFBS_HasNEON_HasFP16FML, // VFMALDI = 2237
CEFBS_HasNEON_HasFP16FML, // VFMALQ = 2238
CEFBS_HasNEON_HasFP16FML, // VFMALQI = 2239
CEFBS_HasVFP4, // VFMAS = 2240
CEFBS_HasNEON_HasVFP4, // VFMAfd = 2241
CEFBS_HasNEON_HasVFP4, // VFMAfq = 2242
CEFBS_HasNEON_HasFullFP16, // VFMAhd = 2243
CEFBS_HasNEON_HasFullFP16, // VFMAhq = 2244
CEFBS_HasVFP4_HasDPVFP, // VFMSD = 2245
CEFBS_HasFullFP16, // VFMSH = 2246
CEFBS_HasNEON_HasFP16FML, // VFMSLD = 2247
CEFBS_HasNEON_HasFP16FML, // VFMSLDI = 2248
CEFBS_HasNEON_HasFP16FML, // VFMSLQ = 2249
CEFBS_HasNEON_HasFP16FML, // VFMSLQI = 2250
CEFBS_HasVFP4, // VFMSS = 2251
CEFBS_HasNEON_HasVFP4, // VFMSfd = 2252
CEFBS_HasNEON_HasVFP4, // VFMSfq = 2253
CEFBS_HasNEON_HasFullFP16, // VFMShd = 2254
CEFBS_HasNEON_HasFullFP16, // VFMShq = 2255
CEFBS_HasVFP4_HasDPVFP, // VFNMAD = 2256
CEFBS_HasFullFP16, // VFNMAH = 2257
CEFBS_HasVFP4, // VFNMAS = 2258
CEFBS_HasVFP4_HasDPVFP, // VFNMSD = 2259
CEFBS_HasFullFP16, // VFNMSH = 2260
CEFBS_HasVFP4, // VFNMSS = 2261
CEFBS_HasFPARMv8_HasDPVFP, // VFP_VMAXNMD = 2262
CEFBS_HasFullFP16, // VFP_VMAXNMH = 2263
CEFBS_HasFPARMv8, // VFP_VMAXNMS = 2264
CEFBS_HasFPARMv8_HasDPVFP, // VFP_VMINNMD = 2265
CEFBS_HasFullFP16, // VFP_VMINNMH = 2266
CEFBS_HasFPARMv8, // VFP_VMINNMS = 2267
CEFBS_HasFPRegs, // VGETLNi32 = 2268
CEFBS_HasNEON, // VGETLNs16 = 2269
CEFBS_HasNEON, // VGETLNs8 = 2270
CEFBS_HasNEON, // VGETLNu16 = 2271
CEFBS_HasNEON, // VGETLNu8 = 2272
CEFBS_HasNEON, // VHADDsv16i8 = 2273
CEFBS_HasNEON, // VHADDsv2i32 = 2274
CEFBS_HasNEON, // VHADDsv4i16 = 2275
CEFBS_HasNEON, // VHADDsv4i32 = 2276
CEFBS_HasNEON, // VHADDsv8i16 = 2277
CEFBS_HasNEON, // VHADDsv8i8 = 2278
CEFBS_HasNEON, // VHADDuv16i8 = 2279
CEFBS_HasNEON, // VHADDuv2i32 = 2280
CEFBS_HasNEON, // VHADDuv4i16 = 2281
CEFBS_HasNEON, // VHADDuv4i32 = 2282
CEFBS_HasNEON, // VHADDuv8i16 = 2283
CEFBS_HasNEON, // VHADDuv8i8 = 2284
CEFBS_HasNEON, // VHSUBsv16i8 = 2285
CEFBS_HasNEON, // VHSUBsv2i32 = 2286
CEFBS_HasNEON, // VHSUBsv4i16 = 2287
CEFBS_HasNEON, // VHSUBsv4i32 = 2288
CEFBS_HasNEON, // VHSUBsv8i16 = 2289
CEFBS_HasNEON, // VHSUBsv8i8 = 2290
CEFBS_HasNEON, // VHSUBuv16i8 = 2291
CEFBS_HasNEON, // VHSUBuv2i32 = 2292
CEFBS_HasNEON, // VHSUBuv4i16 = 2293
CEFBS_HasNEON, // VHSUBuv4i32 = 2294
CEFBS_HasNEON, // VHSUBuv8i16 = 2295
CEFBS_HasNEON, // VHSUBuv8i8 = 2296
CEFBS_HasFullFP16, // VINSH = 2297
CEFBS_HasFPARMv8_HasV8_3a, // VJCVT = 2298
CEFBS_HasNEON, // VLD1DUPd16 = 2299
CEFBS_HasNEON, // VLD1DUPd16wb_fixed = 2300
CEFBS_HasNEON, // VLD1DUPd16wb_register = 2301
CEFBS_HasNEON, // VLD1DUPd32 = 2302
CEFBS_HasNEON, // VLD1DUPd32wb_fixed = 2303
CEFBS_HasNEON, // VLD1DUPd32wb_register = 2304
CEFBS_HasNEON, // VLD1DUPd8 = 2305
CEFBS_HasNEON, // VLD1DUPd8wb_fixed = 2306
CEFBS_HasNEON, // VLD1DUPd8wb_register = 2307
CEFBS_HasNEON, // VLD1DUPq16 = 2308
CEFBS_HasNEON, // VLD1DUPq16wb_fixed = 2309
CEFBS_HasNEON, // VLD1DUPq16wb_register = 2310
CEFBS_HasNEON, // VLD1DUPq32 = 2311
CEFBS_HasNEON, // VLD1DUPq32wb_fixed = 2312
CEFBS_HasNEON, // VLD1DUPq32wb_register = 2313
CEFBS_HasNEON, // VLD1DUPq8 = 2314
CEFBS_HasNEON, // VLD1DUPq8wb_fixed = 2315
CEFBS_HasNEON, // VLD1DUPq8wb_register = 2316
CEFBS_HasNEON, // VLD1LNd16 = 2317
CEFBS_HasNEON, // VLD1LNd16_UPD = 2318
CEFBS_HasNEON, // VLD1LNd32 = 2319
CEFBS_HasNEON, // VLD1LNd32_UPD = 2320
CEFBS_HasNEON, // VLD1LNd8 = 2321
CEFBS_HasNEON, // VLD1LNd8_UPD = 2322
CEFBS_HasNEON, // VLD1LNq16Pseudo = 2323
CEFBS_HasNEON, // VLD1LNq16Pseudo_UPD = 2324
CEFBS_HasNEON, // VLD1LNq32Pseudo = 2325
CEFBS_HasNEON, // VLD1LNq32Pseudo_UPD = 2326
CEFBS_HasNEON, // VLD1LNq8Pseudo = 2327
CEFBS_HasNEON, // VLD1LNq8Pseudo_UPD = 2328
CEFBS_HasNEON, // VLD1d16 = 2329
CEFBS_HasNEON, // VLD1d16Q = 2330
CEFBS_HasNEON, // VLD1d16QPseudo = 2331
CEFBS_HasNEON, // VLD1d16Qwb_fixed = 2332
CEFBS_HasNEON, // VLD1d16Qwb_register = 2333
CEFBS_HasNEON, // VLD1d16T = 2334
CEFBS_HasNEON, // VLD1d16TPseudo = 2335
CEFBS_HasNEON, // VLD1d16Twb_fixed = 2336
CEFBS_HasNEON, // VLD1d16Twb_register = 2337
CEFBS_HasNEON, // VLD1d16wb_fixed = 2338
CEFBS_HasNEON, // VLD1d16wb_register = 2339
CEFBS_HasNEON, // VLD1d32 = 2340
CEFBS_HasNEON, // VLD1d32Q = 2341
CEFBS_HasNEON, // VLD1d32QPseudo = 2342
CEFBS_HasNEON, // VLD1d32Qwb_fixed = 2343
CEFBS_HasNEON, // VLD1d32Qwb_register = 2344
CEFBS_HasNEON, // VLD1d32T = 2345
CEFBS_HasNEON, // VLD1d32TPseudo = 2346
CEFBS_HasNEON, // VLD1d32Twb_fixed = 2347
CEFBS_HasNEON, // VLD1d32Twb_register = 2348
CEFBS_HasNEON, // VLD1d32wb_fixed = 2349
CEFBS_HasNEON, // VLD1d32wb_register = 2350
CEFBS_HasNEON, // VLD1d64 = 2351
CEFBS_HasNEON, // VLD1d64Q = 2352
CEFBS_HasNEON, // VLD1d64QPseudo = 2353
CEFBS_HasNEON, // VLD1d64QPseudoWB_fixed = 2354
CEFBS_HasNEON, // VLD1d64QPseudoWB_register = 2355
CEFBS_HasNEON, // VLD1d64Qwb_fixed = 2356
CEFBS_HasNEON, // VLD1d64Qwb_register = 2357
CEFBS_HasNEON, // VLD1d64T = 2358
CEFBS_HasNEON, // VLD1d64TPseudo = 2359
CEFBS_HasNEON, // VLD1d64TPseudoWB_fixed = 2360
CEFBS_HasNEON, // VLD1d64TPseudoWB_register = 2361
CEFBS_HasNEON, // VLD1d64Twb_fixed = 2362
CEFBS_HasNEON, // VLD1d64Twb_register = 2363
CEFBS_HasNEON, // VLD1d64wb_fixed = 2364
CEFBS_HasNEON, // VLD1d64wb_register = 2365
CEFBS_HasNEON, // VLD1d8 = 2366
CEFBS_HasNEON, // VLD1d8Q = 2367
CEFBS_HasNEON, // VLD1d8QPseudo = 2368
CEFBS_HasNEON, // VLD1d8Qwb_fixed = 2369
CEFBS_HasNEON, // VLD1d8Qwb_register = 2370
CEFBS_HasNEON, // VLD1d8T = 2371
CEFBS_HasNEON, // VLD1d8TPseudo = 2372
CEFBS_HasNEON, // VLD1d8Twb_fixed = 2373
CEFBS_HasNEON, // VLD1d8Twb_register = 2374
CEFBS_HasNEON, // VLD1d8wb_fixed = 2375
CEFBS_HasNEON, // VLD1d8wb_register = 2376
CEFBS_HasNEON, // VLD1q16 = 2377
CEFBS_HasNEON, // VLD1q16HighQPseudo = 2378
CEFBS_HasNEON, // VLD1q16HighTPseudo = 2379
CEFBS_HasNEON, // VLD1q16LowQPseudo_UPD = 2380
CEFBS_HasNEON, // VLD1q16LowTPseudo_UPD = 2381
CEFBS_HasNEON, // VLD1q16wb_fixed = 2382
CEFBS_HasNEON, // VLD1q16wb_register = 2383
CEFBS_HasNEON, // VLD1q32 = 2384
CEFBS_HasNEON, // VLD1q32HighQPseudo = 2385
CEFBS_HasNEON, // VLD1q32HighTPseudo = 2386
CEFBS_HasNEON, // VLD1q32LowQPseudo_UPD = 2387
CEFBS_HasNEON, // VLD1q32LowTPseudo_UPD = 2388
CEFBS_HasNEON, // VLD1q32wb_fixed = 2389
CEFBS_HasNEON, // VLD1q32wb_register = 2390
CEFBS_HasNEON, // VLD1q64 = 2391
CEFBS_HasNEON, // VLD1q64HighQPseudo = 2392
CEFBS_HasNEON, // VLD1q64HighTPseudo = 2393
CEFBS_HasNEON, // VLD1q64LowQPseudo_UPD = 2394
CEFBS_HasNEON, // VLD1q64LowTPseudo_UPD = 2395
CEFBS_HasNEON, // VLD1q64wb_fixed = 2396
CEFBS_HasNEON, // VLD1q64wb_register = 2397
CEFBS_HasNEON, // VLD1q8 = 2398
CEFBS_HasNEON, // VLD1q8HighQPseudo = 2399
CEFBS_HasNEON, // VLD1q8HighTPseudo = 2400
CEFBS_HasNEON, // VLD1q8LowQPseudo_UPD = 2401
CEFBS_HasNEON, // VLD1q8LowTPseudo_UPD = 2402
CEFBS_HasNEON, // VLD1q8wb_fixed = 2403
CEFBS_HasNEON, // VLD1q8wb_register = 2404
CEFBS_HasNEON, // VLD2DUPd16 = 2405
CEFBS_HasNEON, // VLD2DUPd16wb_fixed = 2406
CEFBS_HasNEON, // VLD2DUPd16wb_register = 2407
CEFBS_HasNEON, // VLD2DUPd16x2 = 2408
CEFBS_HasNEON, // VLD2DUPd16x2wb_fixed = 2409
CEFBS_HasNEON, // VLD2DUPd16x2wb_register = 2410
CEFBS_HasNEON, // VLD2DUPd32 = 2411
CEFBS_HasNEON, // VLD2DUPd32wb_fixed = 2412
CEFBS_HasNEON, // VLD2DUPd32wb_register = 2413
CEFBS_HasNEON, // VLD2DUPd32x2 = 2414
CEFBS_HasNEON, // VLD2DUPd32x2wb_fixed = 2415
CEFBS_HasNEON, // VLD2DUPd32x2wb_register = 2416
CEFBS_HasNEON, // VLD2DUPd8 = 2417
CEFBS_HasNEON, // VLD2DUPd8wb_fixed = 2418
CEFBS_HasNEON, // VLD2DUPd8wb_register = 2419
CEFBS_HasNEON, // VLD2DUPd8x2 = 2420
CEFBS_HasNEON, // VLD2DUPd8x2wb_fixed = 2421
CEFBS_HasNEON, // VLD2DUPd8x2wb_register = 2422
CEFBS_HasNEON, // VLD2DUPq16EvenPseudo = 2423
CEFBS_HasNEON, // VLD2DUPq16OddPseudo = 2424
CEFBS_HasNEON, // VLD2DUPq32EvenPseudo = 2425
CEFBS_HasNEON, // VLD2DUPq32OddPseudo = 2426
CEFBS_HasNEON, // VLD2DUPq8EvenPseudo = 2427
CEFBS_HasNEON, // VLD2DUPq8OddPseudo = 2428
CEFBS_HasNEON, // VLD2LNd16 = 2429
CEFBS_HasNEON, // VLD2LNd16Pseudo = 2430
CEFBS_HasNEON, // VLD2LNd16Pseudo_UPD = 2431
CEFBS_HasNEON, // VLD2LNd16_UPD = 2432
CEFBS_HasNEON, // VLD2LNd32 = 2433
CEFBS_HasNEON, // VLD2LNd32Pseudo = 2434
CEFBS_HasNEON, // VLD2LNd32Pseudo_UPD = 2435
CEFBS_HasNEON, // VLD2LNd32_UPD = 2436
CEFBS_HasNEON, // VLD2LNd8 = 2437
CEFBS_HasNEON, // VLD2LNd8Pseudo = 2438
CEFBS_HasNEON, // VLD2LNd8Pseudo_UPD = 2439
CEFBS_HasNEON, // VLD2LNd8_UPD = 2440
CEFBS_HasNEON, // VLD2LNq16 = 2441
CEFBS_HasNEON, // VLD2LNq16Pseudo = 2442
CEFBS_HasNEON, // VLD2LNq16Pseudo_UPD = 2443
CEFBS_HasNEON, // VLD2LNq16_UPD = 2444
CEFBS_HasNEON, // VLD2LNq32 = 2445
CEFBS_HasNEON, // VLD2LNq32Pseudo = 2446
CEFBS_HasNEON, // VLD2LNq32Pseudo_UPD = 2447
CEFBS_HasNEON, // VLD2LNq32_UPD = 2448
CEFBS_HasNEON, // VLD2b16 = 2449
CEFBS_HasNEON, // VLD2b16wb_fixed = 2450
CEFBS_HasNEON, // VLD2b16wb_register = 2451
CEFBS_HasNEON, // VLD2b32 = 2452
CEFBS_HasNEON, // VLD2b32wb_fixed = 2453
CEFBS_HasNEON, // VLD2b32wb_register = 2454
CEFBS_HasNEON, // VLD2b8 = 2455
CEFBS_HasNEON, // VLD2b8wb_fixed = 2456
CEFBS_HasNEON, // VLD2b8wb_register = 2457
CEFBS_HasNEON, // VLD2d16 = 2458
CEFBS_HasNEON, // VLD2d16wb_fixed = 2459
CEFBS_HasNEON, // VLD2d16wb_register = 2460
CEFBS_HasNEON, // VLD2d32 = 2461
CEFBS_HasNEON, // VLD2d32wb_fixed = 2462
CEFBS_HasNEON, // VLD2d32wb_register = 2463
CEFBS_HasNEON, // VLD2d8 = 2464
CEFBS_HasNEON, // VLD2d8wb_fixed = 2465
CEFBS_HasNEON, // VLD2d8wb_register = 2466
CEFBS_HasNEON, // VLD2q16 = 2467
CEFBS_HasNEON, // VLD2q16Pseudo = 2468
CEFBS_HasNEON, // VLD2q16PseudoWB_fixed = 2469
CEFBS_HasNEON, // VLD2q16PseudoWB_register = 2470
CEFBS_HasNEON, // VLD2q16wb_fixed = 2471
CEFBS_HasNEON, // VLD2q16wb_register = 2472
CEFBS_HasNEON, // VLD2q32 = 2473
CEFBS_HasNEON, // VLD2q32Pseudo = 2474
CEFBS_HasNEON, // VLD2q32PseudoWB_fixed = 2475
CEFBS_HasNEON, // VLD2q32PseudoWB_register = 2476
CEFBS_HasNEON, // VLD2q32wb_fixed = 2477
CEFBS_HasNEON, // VLD2q32wb_register = 2478
CEFBS_HasNEON, // VLD2q8 = 2479
CEFBS_HasNEON, // VLD2q8Pseudo = 2480
CEFBS_HasNEON, // VLD2q8PseudoWB_fixed = 2481
CEFBS_HasNEON, // VLD2q8PseudoWB_register = 2482
CEFBS_HasNEON, // VLD2q8wb_fixed = 2483
CEFBS_HasNEON, // VLD2q8wb_register = 2484
CEFBS_HasNEON, // VLD3DUPd16 = 2485
CEFBS_HasNEON, // VLD3DUPd16Pseudo = 2486
CEFBS_HasNEON, // VLD3DUPd16Pseudo_UPD = 2487
CEFBS_HasNEON, // VLD3DUPd16_UPD = 2488
CEFBS_HasNEON, // VLD3DUPd32 = 2489
CEFBS_HasNEON, // VLD3DUPd32Pseudo = 2490
CEFBS_HasNEON, // VLD3DUPd32Pseudo_UPD = 2491
CEFBS_HasNEON, // VLD3DUPd32_UPD = 2492
CEFBS_HasNEON, // VLD3DUPd8 = 2493
CEFBS_HasNEON, // VLD3DUPd8Pseudo = 2494
CEFBS_HasNEON, // VLD3DUPd8Pseudo_UPD = 2495
CEFBS_HasNEON, // VLD3DUPd8_UPD = 2496
CEFBS_HasNEON, // VLD3DUPq16 = 2497
CEFBS_HasNEON, // VLD3DUPq16EvenPseudo = 2498
CEFBS_HasNEON, // VLD3DUPq16OddPseudo = 2499
CEFBS_HasNEON, // VLD3DUPq16_UPD = 2500
CEFBS_HasNEON, // VLD3DUPq32 = 2501
CEFBS_HasNEON, // VLD3DUPq32EvenPseudo = 2502
CEFBS_HasNEON, // VLD3DUPq32OddPseudo = 2503
CEFBS_HasNEON, // VLD3DUPq32_UPD = 2504
CEFBS_HasNEON, // VLD3DUPq8 = 2505
CEFBS_HasNEON, // VLD3DUPq8EvenPseudo = 2506
CEFBS_HasNEON, // VLD3DUPq8OddPseudo = 2507
CEFBS_HasNEON, // VLD3DUPq8_UPD = 2508
CEFBS_HasNEON, // VLD3LNd16 = 2509
CEFBS_HasNEON, // VLD3LNd16Pseudo = 2510
CEFBS_HasNEON, // VLD3LNd16Pseudo_UPD = 2511
CEFBS_HasNEON, // VLD3LNd16_UPD = 2512
CEFBS_HasNEON, // VLD3LNd32 = 2513
CEFBS_HasNEON, // VLD3LNd32Pseudo = 2514
CEFBS_HasNEON, // VLD3LNd32Pseudo_UPD = 2515
CEFBS_HasNEON, // VLD3LNd32_UPD = 2516
CEFBS_HasNEON, // VLD3LNd8 = 2517
CEFBS_HasNEON, // VLD3LNd8Pseudo = 2518
CEFBS_HasNEON, // VLD3LNd8Pseudo_UPD = 2519
CEFBS_HasNEON, // VLD3LNd8_UPD = 2520
CEFBS_HasNEON, // VLD3LNq16 = 2521
CEFBS_HasNEON, // VLD3LNq16Pseudo = 2522
CEFBS_HasNEON, // VLD3LNq16Pseudo_UPD = 2523
CEFBS_HasNEON, // VLD3LNq16_UPD = 2524
CEFBS_HasNEON, // VLD3LNq32 = 2525
CEFBS_HasNEON, // VLD3LNq32Pseudo = 2526
CEFBS_HasNEON, // VLD3LNq32Pseudo_UPD = 2527
CEFBS_HasNEON, // VLD3LNq32_UPD = 2528
CEFBS_HasNEON, // VLD3d16 = 2529
CEFBS_HasNEON, // VLD3d16Pseudo = 2530
CEFBS_HasNEON, // VLD3d16Pseudo_UPD = 2531
CEFBS_HasNEON, // VLD3d16_UPD = 2532
CEFBS_HasNEON, // VLD3d32 = 2533
CEFBS_HasNEON, // VLD3d32Pseudo = 2534
CEFBS_HasNEON, // VLD3d32Pseudo_UPD = 2535
CEFBS_HasNEON, // VLD3d32_UPD = 2536
CEFBS_HasNEON, // VLD3d8 = 2537
CEFBS_HasNEON, // VLD3d8Pseudo = 2538
CEFBS_HasNEON, // VLD3d8Pseudo_UPD = 2539
CEFBS_HasNEON, // VLD3d8_UPD = 2540
CEFBS_HasNEON, // VLD3q16 = 2541
CEFBS_HasNEON, // VLD3q16Pseudo_UPD = 2542
CEFBS_HasNEON, // VLD3q16_UPD = 2543
CEFBS_HasNEON, // VLD3q16oddPseudo = 2544
CEFBS_HasNEON, // VLD3q16oddPseudo_UPD = 2545
CEFBS_HasNEON, // VLD3q32 = 2546
CEFBS_HasNEON, // VLD3q32Pseudo_UPD = 2547
CEFBS_HasNEON, // VLD3q32_UPD = 2548
CEFBS_HasNEON, // VLD3q32oddPseudo = 2549
CEFBS_HasNEON, // VLD3q32oddPseudo_UPD = 2550
CEFBS_HasNEON, // VLD3q8 = 2551
CEFBS_HasNEON, // VLD3q8Pseudo_UPD = 2552
CEFBS_HasNEON, // VLD3q8_UPD = 2553
CEFBS_HasNEON, // VLD3q8oddPseudo = 2554
CEFBS_HasNEON, // VLD3q8oddPseudo_UPD = 2555
CEFBS_HasNEON, // VLD4DUPd16 = 2556
CEFBS_HasNEON, // VLD4DUPd16Pseudo = 2557
CEFBS_HasNEON, // VLD4DUPd16Pseudo_UPD = 2558
CEFBS_HasNEON, // VLD4DUPd16_UPD = 2559
CEFBS_HasNEON, // VLD4DUPd32 = 2560
CEFBS_HasNEON, // VLD4DUPd32Pseudo = 2561
CEFBS_HasNEON, // VLD4DUPd32Pseudo_UPD = 2562
CEFBS_HasNEON, // VLD4DUPd32_UPD = 2563
CEFBS_HasNEON, // VLD4DUPd8 = 2564
CEFBS_HasNEON, // VLD4DUPd8Pseudo = 2565
CEFBS_HasNEON, // VLD4DUPd8Pseudo_UPD = 2566
CEFBS_HasNEON, // VLD4DUPd8_UPD = 2567
CEFBS_HasNEON, // VLD4DUPq16 = 2568
CEFBS_HasNEON, // VLD4DUPq16EvenPseudo = 2569
CEFBS_HasNEON, // VLD4DUPq16OddPseudo = 2570
CEFBS_HasNEON, // VLD4DUPq16_UPD = 2571
CEFBS_HasNEON, // VLD4DUPq32 = 2572
CEFBS_HasNEON, // VLD4DUPq32EvenPseudo = 2573
CEFBS_HasNEON, // VLD4DUPq32OddPseudo = 2574
CEFBS_HasNEON, // VLD4DUPq32_UPD = 2575
CEFBS_HasNEON, // VLD4DUPq8 = 2576
CEFBS_HasNEON, // VLD4DUPq8EvenPseudo = 2577
CEFBS_HasNEON, // VLD4DUPq8OddPseudo = 2578
CEFBS_HasNEON, // VLD4DUPq8_UPD = 2579
CEFBS_HasNEON, // VLD4LNd16 = 2580
CEFBS_HasNEON, // VLD4LNd16Pseudo = 2581
CEFBS_HasNEON, // VLD4LNd16Pseudo_UPD = 2582
CEFBS_HasNEON, // VLD4LNd16_UPD = 2583
CEFBS_HasNEON, // VLD4LNd32 = 2584
CEFBS_HasNEON, // VLD4LNd32Pseudo = 2585
CEFBS_HasNEON, // VLD4LNd32Pseudo_UPD = 2586
CEFBS_HasNEON, // VLD4LNd32_UPD = 2587
CEFBS_HasNEON, // VLD4LNd8 = 2588
CEFBS_HasNEON, // VLD4LNd8Pseudo = 2589
CEFBS_HasNEON, // VLD4LNd8Pseudo_UPD = 2590
CEFBS_HasNEON, // VLD4LNd8_UPD = 2591
CEFBS_HasNEON, // VLD4LNq16 = 2592
CEFBS_HasNEON, // VLD4LNq16Pseudo = 2593
CEFBS_HasNEON, // VLD4LNq16Pseudo_UPD = 2594
CEFBS_HasNEON, // VLD4LNq16_UPD = 2595
CEFBS_HasNEON, // VLD4LNq32 = 2596
CEFBS_HasNEON, // VLD4LNq32Pseudo = 2597
CEFBS_HasNEON, // VLD4LNq32Pseudo_UPD = 2598
CEFBS_HasNEON, // VLD4LNq32_UPD = 2599
CEFBS_HasNEON, // VLD4d16 = 2600
CEFBS_HasNEON, // VLD4d16Pseudo = 2601
CEFBS_HasNEON, // VLD4d16Pseudo_UPD = 2602
CEFBS_HasNEON, // VLD4d16_UPD = 2603
CEFBS_HasNEON, // VLD4d32 = 2604
CEFBS_HasNEON, // VLD4d32Pseudo = 2605
CEFBS_HasNEON, // VLD4d32Pseudo_UPD = 2606
CEFBS_HasNEON, // VLD4d32_UPD = 2607
CEFBS_HasNEON, // VLD4d8 = 2608
CEFBS_HasNEON, // VLD4d8Pseudo = 2609
CEFBS_HasNEON, // VLD4d8Pseudo_UPD = 2610
CEFBS_HasNEON, // VLD4d8_UPD = 2611
CEFBS_HasNEON, // VLD4q16 = 2612
CEFBS_HasNEON, // VLD4q16Pseudo_UPD = 2613
CEFBS_HasNEON, // VLD4q16_UPD = 2614
CEFBS_HasNEON, // VLD4q16oddPseudo = 2615
CEFBS_HasNEON, // VLD4q16oddPseudo_UPD = 2616
CEFBS_HasNEON, // VLD4q32 = 2617
CEFBS_HasNEON, // VLD4q32Pseudo_UPD = 2618
CEFBS_HasNEON, // VLD4q32_UPD = 2619
CEFBS_HasNEON, // VLD4q32oddPseudo = 2620
CEFBS_HasNEON, // VLD4q32oddPseudo_UPD = 2621
CEFBS_HasNEON, // VLD4q8 = 2622
CEFBS_HasNEON, // VLD4q8Pseudo_UPD = 2623
CEFBS_HasNEON, // VLD4q8_UPD = 2624
CEFBS_HasNEON, // VLD4q8oddPseudo = 2625
CEFBS_HasNEON, // VLD4q8oddPseudo_UPD = 2626
CEFBS_HasFPRegs, // VLDMDDB_UPD = 2627
CEFBS_HasFPRegs, // VLDMDIA = 2628
CEFBS_HasFPRegs, // VLDMDIA_UPD = 2629
CEFBS_HasVFP2, // VLDMQIA = 2630
CEFBS_HasFPRegs, // VLDMSDB_UPD = 2631
CEFBS_HasFPRegs, // VLDMSIA = 2632
CEFBS_HasFPRegs, // VLDMSIA_UPD = 2633
CEFBS_HasFPRegs, // VLDRD = 2634
CEFBS_HasFPRegs16, // VLDRH = 2635
CEFBS_HasFPRegs, // VLDRS = 2636
CEFBS_HasV8_1MMainline_Has8MSecExt, // VLDR_FPCXTNS_off = 2637
CEFBS_HasV8_1MMainline_Has8MSecExt, // VLDR_FPCXTNS_post = 2638
CEFBS_HasV8_1MMainline_Has8MSecExt, // VLDR_FPCXTNS_pre = 2639
CEFBS_HasV8_1MMainline_Has8MSecExt, // VLDR_FPCXTS_off = 2640
CEFBS_HasV8_1MMainline_Has8MSecExt, // VLDR_FPCXTS_post = 2641
CEFBS_HasV8_1MMainline_Has8MSecExt, // VLDR_FPCXTS_pre = 2642
CEFBS_HasFPRegs_HasV8_1MMainline, // VLDR_FPSCR_NZCVQC_off = 2643
CEFBS_HasFPRegs_HasV8_1MMainline, // VLDR_FPSCR_NZCVQC_post = 2644
CEFBS_HasFPRegs_HasV8_1MMainline, // VLDR_FPSCR_NZCVQC_pre = 2645
CEFBS_HasFPRegs_HasV8_1MMainline, // VLDR_FPSCR_off = 2646
CEFBS_HasFPRegs_HasV8_1MMainline, // VLDR_FPSCR_post = 2647
CEFBS_HasFPRegs_HasV8_1MMainline, // VLDR_FPSCR_pre = 2648
CEFBS_HasV8_1MMainline_HasMVEInt, // VLDR_P0_off = 2649
CEFBS_HasV8_1MMainline_HasMVEInt, // VLDR_P0_post = 2650
CEFBS_HasV8_1MMainline_HasMVEInt, // VLDR_P0_pre = 2651
CEFBS_HasV8_1MMainline_HasMVEInt, // VLDR_VPR_off = 2652
CEFBS_HasV8_1MMainline_HasMVEInt, // VLDR_VPR_post = 2653
CEFBS_HasV8_1MMainline_HasMVEInt, // VLDR_VPR_pre = 2654
CEFBS_HasV8MMainline_Has8MSecExt, // VLLDM = 2655
CEFBS_HasV8MMainline_Has8MSecExt, // VLSTM = 2656
CEFBS_HasNEON, // VMAXfd = 2657
CEFBS_HasNEON, // VMAXfq = 2658
CEFBS_HasNEON_HasFullFP16, // VMAXhd = 2659
CEFBS_HasNEON_HasFullFP16, // VMAXhq = 2660
CEFBS_HasNEON, // VMAXsv16i8 = 2661
CEFBS_HasNEON, // VMAXsv2i32 = 2662
CEFBS_HasNEON, // VMAXsv4i16 = 2663
CEFBS_HasNEON, // VMAXsv4i32 = 2664
CEFBS_HasNEON, // VMAXsv8i16 = 2665
CEFBS_HasNEON, // VMAXsv8i8 = 2666
CEFBS_HasNEON, // VMAXuv16i8 = 2667
CEFBS_HasNEON, // VMAXuv2i32 = 2668
CEFBS_HasNEON, // VMAXuv4i16 = 2669
CEFBS_HasNEON, // VMAXuv4i32 = 2670
CEFBS_HasNEON, // VMAXuv8i16 = 2671
CEFBS_HasNEON, // VMAXuv8i8 = 2672
CEFBS_HasNEON, // VMINfd = 2673
CEFBS_HasNEON, // VMINfq = 2674
CEFBS_HasNEON_HasFullFP16, // VMINhd = 2675
CEFBS_HasNEON_HasFullFP16, // VMINhq = 2676
CEFBS_HasNEON, // VMINsv16i8 = 2677
CEFBS_HasNEON, // VMINsv2i32 = 2678
CEFBS_HasNEON, // VMINsv4i16 = 2679
CEFBS_HasNEON, // VMINsv4i32 = 2680
CEFBS_HasNEON, // VMINsv8i16 = 2681
CEFBS_HasNEON, // VMINsv8i8 = 2682
CEFBS_HasNEON, // VMINuv16i8 = 2683
CEFBS_HasNEON, // VMINuv2i32 = 2684
CEFBS_HasNEON, // VMINuv4i16 = 2685
CEFBS_HasNEON, // VMINuv4i32 = 2686
CEFBS_HasNEON, // VMINuv8i16 = 2687
CEFBS_HasNEON, // VMINuv8i8 = 2688
CEFBS_HasVFP2_HasDPVFP, // VMLAD = 2689
CEFBS_HasFullFP16, // VMLAH = 2690
CEFBS_HasNEON, // VMLALslsv2i32 = 2691
CEFBS_HasNEON, // VMLALslsv4i16 = 2692
CEFBS_HasNEON, // VMLALsluv2i32 = 2693
CEFBS_HasNEON, // VMLALsluv4i16 = 2694
CEFBS_HasNEON, // VMLALsv2i64 = 2695
CEFBS_HasNEON, // VMLALsv4i32 = 2696
CEFBS_HasNEON, // VMLALsv8i16 = 2697
CEFBS_HasNEON, // VMLALuv2i64 = 2698
CEFBS_HasNEON, // VMLALuv4i32 = 2699
CEFBS_HasNEON, // VMLALuv8i16 = 2700
CEFBS_HasVFP2, // VMLAS = 2701
CEFBS_HasNEON, // VMLAfd = 2702
CEFBS_HasNEON, // VMLAfq = 2703
CEFBS_HasNEON_HasFullFP16, // VMLAhd = 2704
CEFBS_HasNEON_HasFullFP16, // VMLAhq = 2705
CEFBS_HasNEON, // VMLAslfd = 2706
CEFBS_HasNEON, // VMLAslfq = 2707
CEFBS_HasNEON_HasFullFP16, // VMLAslhd = 2708
CEFBS_HasNEON_HasFullFP16, // VMLAslhq = 2709
CEFBS_HasNEON, // VMLAslv2i32 = 2710
CEFBS_HasNEON, // VMLAslv4i16 = 2711
CEFBS_HasNEON, // VMLAslv4i32 = 2712
CEFBS_HasNEON, // VMLAslv8i16 = 2713
CEFBS_HasNEON, // VMLAv16i8 = 2714
CEFBS_HasNEON, // VMLAv2i32 = 2715
CEFBS_HasNEON, // VMLAv4i16 = 2716
CEFBS_HasNEON, // VMLAv4i32 = 2717
CEFBS_HasNEON, // VMLAv8i16 = 2718
CEFBS_HasNEON, // VMLAv8i8 = 2719
CEFBS_HasVFP2_HasDPVFP, // VMLSD = 2720
CEFBS_HasFullFP16, // VMLSH = 2721
CEFBS_HasNEON, // VMLSLslsv2i32 = 2722
CEFBS_HasNEON, // VMLSLslsv4i16 = 2723
CEFBS_HasNEON, // VMLSLsluv2i32 = 2724
CEFBS_HasNEON, // VMLSLsluv4i16 = 2725
CEFBS_HasNEON, // VMLSLsv2i64 = 2726
CEFBS_HasNEON, // VMLSLsv4i32 = 2727
CEFBS_HasNEON, // VMLSLsv8i16 = 2728
CEFBS_HasNEON, // VMLSLuv2i64 = 2729
CEFBS_HasNEON, // VMLSLuv4i32 = 2730
CEFBS_HasNEON, // VMLSLuv8i16 = 2731
CEFBS_HasVFP2, // VMLSS = 2732
CEFBS_HasNEON, // VMLSfd = 2733
CEFBS_HasNEON, // VMLSfq = 2734
CEFBS_HasNEON_HasFullFP16, // VMLShd = 2735
CEFBS_HasNEON_HasFullFP16, // VMLShq = 2736
CEFBS_HasNEON, // VMLSslfd = 2737
CEFBS_HasNEON, // VMLSslfq = 2738
CEFBS_HasNEON_HasFullFP16, // VMLSslhd = 2739
CEFBS_HasNEON_HasFullFP16, // VMLSslhq = 2740
CEFBS_HasNEON, // VMLSslv2i32 = 2741
CEFBS_HasNEON, // VMLSslv4i16 = 2742
CEFBS_HasNEON, // VMLSslv4i32 = 2743
CEFBS_HasNEON, // VMLSslv8i16 = 2744
CEFBS_HasNEON, // VMLSv16i8 = 2745
CEFBS_HasNEON, // VMLSv2i32 = 2746
CEFBS_HasNEON, // VMLSv4i16 = 2747
CEFBS_HasNEON, // VMLSv4i32 = 2748
CEFBS_HasNEON, // VMLSv8i16 = 2749
CEFBS_HasNEON, // VMLSv8i8 = 2750
CEFBS_HasFPRegs64, // VMOVD = 2751
CEFBS_HasFPRegs, // VMOVDRR = 2752
CEFBS_HasFullFP16, // VMOVH = 2753
CEFBS_HasFPRegs16, // VMOVHR = 2754
CEFBS_HasNEON, // VMOVLsv2i64 = 2755
CEFBS_HasNEON, // VMOVLsv4i32 = 2756
CEFBS_HasNEON, // VMOVLsv8i16 = 2757
CEFBS_HasNEON, // VMOVLuv2i64 = 2758
CEFBS_HasNEON, // VMOVLuv4i32 = 2759
CEFBS_HasNEON, // VMOVLuv8i16 = 2760
CEFBS_HasNEON, // VMOVNv2i32 = 2761
CEFBS_HasNEON, // VMOVNv4i16 = 2762
CEFBS_HasNEON, // VMOVNv8i8 = 2763
CEFBS_HasFPRegs16, // VMOVRH = 2764
CEFBS_HasFPRegs, // VMOVRRD = 2765
CEFBS_HasFPRegs, // VMOVRRS = 2766
CEFBS_HasFPRegs, // VMOVRS = 2767
CEFBS_HasFPRegs, // VMOVS = 2768
CEFBS_HasFPRegs, // VMOVSR = 2769
CEFBS_HasFPRegs, // VMOVSRR = 2770
CEFBS_HasNEON, // VMOVv16i8 = 2771
CEFBS_HasNEON, // VMOVv1i64 = 2772
CEFBS_HasNEON, // VMOVv2f32 = 2773
CEFBS_HasNEON, // VMOVv2i32 = 2774
CEFBS_HasNEON, // VMOVv2i64 = 2775
CEFBS_HasNEON, // VMOVv4f32 = 2776
CEFBS_HasNEON, // VMOVv4i16 = 2777
CEFBS_HasNEON, // VMOVv4i32 = 2778
CEFBS_HasNEON, // VMOVv8i16 = 2779
CEFBS_HasNEON, // VMOVv8i8 = 2780
CEFBS_HasFPRegs, // VMRS = 2781
CEFBS_HasV8_1MMainline_Has8MSecExt, // VMRS_FPCXTNS = 2782
CEFBS_HasV8_1MMainline_Has8MSecExt, // VMRS_FPCXTS = 2783
CEFBS_HasVFP2, // VMRS_FPEXC = 2784
CEFBS_HasVFP2, // VMRS_FPINST = 2785
CEFBS_HasVFP2, // VMRS_FPINST2 = 2786
CEFBS_HasV8_1MMainline_HasFPRegs, // VMRS_FPSCR_NZCVQC = 2787
CEFBS_HasVFP2, // VMRS_FPSID = 2788
CEFBS_HasVFP2, // VMRS_MVFR0 = 2789
CEFBS_HasVFP2, // VMRS_MVFR1 = 2790
CEFBS_HasFPARMv8, // VMRS_MVFR2 = 2791
CEFBS_HasV8_1MMainline_HasMVEInt, // VMRS_P0 = 2792
CEFBS_HasV8_1MMainline_HasMVEInt, // VMRS_VPR = 2793
CEFBS_HasFPRegs, // VMSR = 2794
CEFBS_HasV8_1MMainline_Has8MSecExt, // VMSR_FPCXTNS = 2795
CEFBS_HasV8_1MMainline_Has8MSecExt, // VMSR_FPCXTS = 2796
CEFBS_HasVFP2, // VMSR_FPEXC = 2797
CEFBS_HasVFP2, // VMSR_FPINST = 2798
CEFBS_HasVFP2, // VMSR_FPINST2 = 2799
CEFBS_HasV8_1MMainline_HasFPRegs, // VMSR_FPSCR_NZCVQC = 2800
CEFBS_HasVFP2, // VMSR_FPSID = 2801
CEFBS_HasV8_1MMainline_HasMVEInt, // VMSR_P0 = 2802
CEFBS_HasV8_1MMainline_HasMVEInt, // VMSR_VPR = 2803
CEFBS_HasVFP2_HasDPVFP, // VMULD = 2804
CEFBS_HasFullFP16, // VMULH = 2805
CEFBS_HasV8_HasCrypto, // VMULLp64 = 2806
CEFBS_HasNEON, // VMULLp8 = 2807
CEFBS_HasNEON, // VMULLslsv2i32 = 2808
CEFBS_HasNEON, // VMULLslsv4i16 = 2809
CEFBS_HasNEON, // VMULLsluv2i32 = 2810
CEFBS_HasNEON, // VMULLsluv4i16 = 2811
CEFBS_HasNEON, // VMULLsv2i64 = 2812
CEFBS_HasNEON, // VMULLsv4i32 = 2813
CEFBS_HasNEON, // VMULLsv8i16 = 2814
CEFBS_HasNEON, // VMULLuv2i64 = 2815
CEFBS_HasNEON, // VMULLuv4i32 = 2816
CEFBS_HasNEON, // VMULLuv8i16 = 2817
CEFBS_HasVFP2, // VMULS = 2818
CEFBS_HasNEON, // VMULfd = 2819
CEFBS_HasNEON, // VMULfq = 2820
CEFBS_HasNEON_HasFullFP16, // VMULhd = 2821
CEFBS_HasNEON_HasFullFP16, // VMULhq = 2822
CEFBS_HasNEON, // VMULpd = 2823
CEFBS_HasNEON, // VMULpq = 2824
CEFBS_HasNEON, // VMULslfd = 2825
CEFBS_HasNEON, // VMULslfq = 2826
CEFBS_HasNEON_HasFullFP16, // VMULslhd = 2827
CEFBS_HasNEON_HasFullFP16, // VMULslhq = 2828
CEFBS_HasNEON, // VMULslv2i32 = 2829
CEFBS_HasNEON, // VMULslv4i16 = 2830
CEFBS_HasNEON, // VMULslv4i32 = 2831
CEFBS_HasNEON, // VMULslv8i16 = 2832
CEFBS_HasNEON, // VMULv16i8 = 2833
CEFBS_HasNEON, // VMULv2i32 = 2834
CEFBS_HasNEON, // VMULv4i16 = 2835
CEFBS_HasNEON, // VMULv4i32 = 2836
CEFBS_HasNEON, // VMULv8i16 = 2837
CEFBS_HasNEON, // VMULv8i8 = 2838
CEFBS_HasNEON, // VMVNd = 2839
CEFBS_HasNEON, // VMVNq = 2840
CEFBS_HasNEON, // VMVNv2i32 = 2841
CEFBS_HasNEON, // VMVNv4i16 = 2842
CEFBS_HasNEON, // VMVNv4i32 = 2843
CEFBS_HasNEON, // VMVNv8i16 = 2844
CEFBS_HasVFP2_HasDPVFP, // VNEGD = 2845
CEFBS_HasFullFP16, // VNEGH = 2846
CEFBS_HasVFP2, // VNEGS = 2847
CEFBS_HasNEON, // VNEGf32q = 2848
CEFBS_HasNEON, // VNEGfd = 2849
CEFBS_HasNEON_HasFullFP16, // VNEGhd = 2850
CEFBS_HasNEON_HasFullFP16, // VNEGhq = 2851
CEFBS_HasNEON, // VNEGs16d = 2852
CEFBS_HasNEON, // VNEGs16q = 2853
CEFBS_HasNEON, // VNEGs32d = 2854
CEFBS_HasNEON, // VNEGs32q = 2855
CEFBS_HasNEON, // VNEGs8d = 2856
CEFBS_HasNEON, // VNEGs8q = 2857
CEFBS_HasVFP2_HasDPVFP, // VNMLAD = 2858
CEFBS_HasFullFP16, // VNMLAH = 2859
CEFBS_HasVFP2, // VNMLAS = 2860
CEFBS_HasVFP2_HasDPVFP, // VNMLSD = 2861
CEFBS_HasFullFP16, // VNMLSH = 2862
CEFBS_HasVFP2, // VNMLSS = 2863
CEFBS_HasVFP2_HasDPVFP, // VNMULD = 2864
CEFBS_HasFullFP16, // VNMULH = 2865
CEFBS_HasVFP2, // VNMULS = 2866
CEFBS_HasNEON, // VORNd = 2867
CEFBS_HasNEON, // VORNq = 2868
CEFBS_HasNEON, // VORRd = 2869
CEFBS_HasNEON, // VORRiv2i32 = 2870
CEFBS_HasNEON, // VORRiv4i16 = 2871
CEFBS_HasNEON, // VORRiv4i32 = 2872
CEFBS_HasNEON, // VORRiv8i16 = 2873
CEFBS_HasNEON, // VORRq = 2874
CEFBS_HasNEON, // VPADALsv16i8 = 2875
CEFBS_HasNEON, // VPADALsv2i32 = 2876
CEFBS_HasNEON, // VPADALsv4i16 = 2877
CEFBS_HasNEON, // VPADALsv4i32 = 2878
CEFBS_HasNEON, // VPADALsv8i16 = 2879
CEFBS_HasNEON, // VPADALsv8i8 = 2880
CEFBS_HasNEON, // VPADALuv16i8 = 2881
CEFBS_HasNEON, // VPADALuv2i32 = 2882
CEFBS_HasNEON, // VPADALuv4i16 = 2883
CEFBS_HasNEON, // VPADALuv4i32 = 2884
CEFBS_HasNEON, // VPADALuv8i16 = 2885
CEFBS_HasNEON, // VPADALuv8i8 = 2886
CEFBS_HasNEON, // VPADDLsv16i8 = 2887
CEFBS_HasNEON, // VPADDLsv2i32 = 2888
CEFBS_HasNEON, // VPADDLsv4i16 = 2889
CEFBS_HasNEON, // VPADDLsv4i32 = 2890
CEFBS_HasNEON, // VPADDLsv8i16 = 2891
CEFBS_HasNEON, // VPADDLsv8i8 = 2892
CEFBS_HasNEON, // VPADDLuv16i8 = 2893
CEFBS_HasNEON, // VPADDLuv2i32 = 2894
CEFBS_HasNEON, // VPADDLuv4i16 = 2895
CEFBS_HasNEON, // VPADDLuv4i32 = 2896
CEFBS_HasNEON, // VPADDLuv8i16 = 2897
CEFBS_HasNEON, // VPADDLuv8i8 = 2898
CEFBS_HasNEON, // VPADDf = 2899
CEFBS_HasNEON_HasFullFP16, // VPADDh = 2900
CEFBS_HasNEON, // VPADDi16 = 2901
CEFBS_HasNEON, // VPADDi32 = 2902
CEFBS_HasNEON, // VPADDi8 = 2903
CEFBS_HasNEON, // VPMAXf = 2904
CEFBS_HasNEON_HasFullFP16, // VPMAXh = 2905
CEFBS_HasNEON, // VPMAXs16 = 2906
CEFBS_HasNEON, // VPMAXs32 = 2907
CEFBS_HasNEON, // VPMAXs8 = 2908
CEFBS_HasNEON, // VPMAXu16 = 2909
CEFBS_HasNEON, // VPMAXu32 = 2910
CEFBS_HasNEON, // VPMAXu8 = 2911
CEFBS_HasNEON, // VPMINf = 2912
CEFBS_HasNEON_HasFullFP16, // VPMINh = 2913
CEFBS_HasNEON, // VPMINs16 = 2914
CEFBS_HasNEON, // VPMINs32 = 2915
CEFBS_HasNEON, // VPMINs8 = 2916
CEFBS_HasNEON, // VPMINu16 = 2917
CEFBS_HasNEON, // VPMINu32 = 2918
CEFBS_HasNEON, // VPMINu8 = 2919
CEFBS_HasNEON, // VQABSv16i8 = 2920
CEFBS_HasNEON, // VQABSv2i32 = 2921
CEFBS_HasNEON, // VQABSv4i16 = 2922
CEFBS_HasNEON, // VQABSv4i32 = 2923
CEFBS_HasNEON, // VQABSv8i16 = 2924
CEFBS_HasNEON, // VQABSv8i8 = 2925
CEFBS_HasNEON, // VQADDsv16i8 = 2926
CEFBS_HasNEON, // VQADDsv1i64 = 2927
CEFBS_HasNEON, // VQADDsv2i32 = 2928
CEFBS_HasNEON, // VQADDsv2i64 = 2929
CEFBS_HasNEON, // VQADDsv4i16 = 2930
CEFBS_HasNEON, // VQADDsv4i32 = 2931
CEFBS_HasNEON, // VQADDsv8i16 = 2932
CEFBS_HasNEON, // VQADDsv8i8 = 2933
CEFBS_HasNEON, // VQADDuv16i8 = 2934
CEFBS_HasNEON, // VQADDuv1i64 = 2935
CEFBS_HasNEON, // VQADDuv2i32 = 2936
CEFBS_HasNEON, // VQADDuv2i64 = 2937
CEFBS_HasNEON, // VQADDuv4i16 = 2938
CEFBS_HasNEON, // VQADDuv4i32 = 2939
CEFBS_HasNEON, // VQADDuv8i16 = 2940
CEFBS_HasNEON, // VQADDuv8i8 = 2941
CEFBS_HasNEON, // VQDMLALslv2i32 = 2942
CEFBS_HasNEON, // VQDMLALslv4i16 = 2943
CEFBS_HasNEON, // VQDMLALv2i64 = 2944
CEFBS_HasNEON, // VQDMLALv4i32 = 2945
CEFBS_HasNEON, // VQDMLSLslv2i32 = 2946
CEFBS_HasNEON, // VQDMLSLslv4i16 = 2947
CEFBS_HasNEON, // VQDMLSLv2i64 = 2948
CEFBS_HasNEON, // VQDMLSLv4i32 = 2949
CEFBS_HasNEON, // VQDMULHslv2i32 = 2950
CEFBS_HasNEON, // VQDMULHslv4i16 = 2951
CEFBS_HasNEON, // VQDMULHslv4i32 = 2952
CEFBS_HasNEON, // VQDMULHslv8i16 = 2953
CEFBS_HasNEON, // VQDMULHv2i32 = 2954
CEFBS_HasNEON, // VQDMULHv4i16 = 2955
CEFBS_HasNEON, // VQDMULHv4i32 = 2956
CEFBS_HasNEON, // VQDMULHv8i16 = 2957
CEFBS_HasNEON, // VQDMULLslv2i32 = 2958
CEFBS_HasNEON, // VQDMULLslv4i16 = 2959
CEFBS_HasNEON, // VQDMULLv2i64 = 2960
CEFBS_HasNEON, // VQDMULLv4i32 = 2961
CEFBS_HasNEON, // VQMOVNsuv2i32 = 2962
CEFBS_HasNEON, // VQMOVNsuv4i16 = 2963
CEFBS_HasNEON, // VQMOVNsuv8i8 = 2964
CEFBS_HasNEON, // VQMOVNsv2i32 = 2965
CEFBS_HasNEON, // VQMOVNsv4i16 = 2966
CEFBS_HasNEON, // VQMOVNsv8i8 = 2967
CEFBS_HasNEON, // VQMOVNuv2i32 = 2968
CEFBS_HasNEON, // VQMOVNuv4i16 = 2969
CEFBS_HasNEON, // VQMOVNuv8i8 = 2970
CEFBS_HasNEON, // VQNEGv16i8 = 2971
CEFBS_HasNEON, // VQNEGv2i32 = 2972
CEFBS_HasNEON, // VQNEGv4i16 = 2973
CEFBS_HasNEON, // VQNEGv4i32 = 2974
CEFBS_HasNEON, // VQNEGv8i16 = 2975
CEFBS_HasNEON, // VQNEGv8i8 = 2976
CEFBS_HasNEON_HasV8_1a, // VQRDMLAHslv2i32 = 2977
CEFBS_HasNEON_HasV8_1a, // VQRDMLAHslv4i16 = 2978
CEFBS_HasNEON_HasV8_1a, // VQRDMLAHslv4i32 = 2979
CEFBS_HasNEON_HasV8_1a, // VQRDMLAHslv8i16 = 2980
CEFBS_HasNEON_HasV8_1a, // VQRDMLAHv2i32 = 2981
CEFBS_HasNEON_HasV8_1a, // VQRDMLAHv4i16 = 2982
CEFBS_HasNEON_HasV8_1a, // VQRDMLAHv4i32 = 2983
CEFBS_HasNEON_HasV8_1a, // VQRDMLAHv8i16 = 2984
CEFBS_HasNEON_HasV8_1a, // VQRDMLSHslv2i32 = 2985
CEFBS_HasNEON_HasV8_1a, // VQRDMLSHslv4i16 = 2986
CEFBS_HasNEON_HasV8_1a, // VQRDMLSHslv4i32 = 2987
CEFBS_HasNEON_HasV8_1a, // VQRDMLSHslv8i16 = 2988
CEFBS_HasNEON_HasV8_1a, // VQRDMLSHv2i32 = 2989
CEFBS_HasNEON_HasV8_1a, // VQRDMLSHv4i16 = 2990
CEFBS_HasNEON_HasV8_1a, // VQRDMLSHv4i32 = 2991
CEFBS_HasNEON_HasV8_1a, // VQRDMLSHv8i16 = 2992
CEFBS_HasNEON, // VQRDMULHslv2i32 = 2993
CEFBS_HasNEON, // VQRDMULHslv4i16 = 2994
CEFBS_HasNEON, // VQRDMULHslv4i32 = 2995
CEFBS_HasNEON, // VQRDMULHslv8i16 = 2996
CEFBS_HasNEON, // VQRDMULHv2i32 = 2997
CEFBS_HasNEON, // VQRDMULHv4i16 = 2998
CEFBS_HasNEON, // VQRDMULHv4i32 = 2999
CEFBS_HasNEON, // VQRDMULHv8i16 = 3000
CEFBS_HasNEON, // VQRSHLsv16i8 = 3001
CEFBS_HasNEON, // VQRSHLsv1i64 = 3002
CEFBS_HasNEON, // VQRSHLsv2i32 = 3003
CEFBS_HasNEON, // VQRSHLsv2i64 = 3004
CEFBS_HasNEON, // VQRSHLsv4i16 = 3005
CEFBS_HasNEON, // VQRSHLsv4i32 = 3006
CEFBS_HasNEON, // VQRSHLsv8i16 = 3007
CEFBS_HasNEON, // VQRSHLsv8i8 = 3008
CEFBS_HasNEON, // VQRSHLuv16i8 = 3009
CEFBS_HasNEON, // VQRSHLuv1i64 = 3010
CEFBS_HasNEON, // VQRSHLuv2i32 = 3011
CEFBS_HasNEON, // VQRSHLuv2i64 = 3012
CEFBS_HasNEON, // VQRSHLuv4i16 = 3013
CEFBS_HasNEON, // VQRSHLuv4i32 = 3014
CEFBS_HasNEON, // VQRSHLuv8i16 = 3015
CEFBS_HasNEON, // VQRSHLuv8i8 = 3016
CEFBS_HasNEON, // VQRSHRNsv2i32 = 3017
CEFBS_HasNEON, // VQRSHRNsv4i16 = 3018
CEFBS_HasNEON, // VQRSHRNsv8i8 = 3019
CEFBS_HasNEON, // VQRSHRNuv2i32 = 3020
CEFBS_HasNEON, // VQRSHRNuv4i16 = 3021
CEFBS_HasNEON, // VQRSHRNuv8i8 = 3022
CEFBS_HasNEON, // VQRSHRUNv2i32 = 3023
CEFBS_HasNEON, // VQRSHRUNv4i16 = 3024
CEFBS_HasNEON, // VQRSHRUNv8i8 = 3025
CEFBS_HasNEON, // VQSHLsiv16i8 = 3026
CEFBS_HasNEON, // VQSHLsiv1i64 = 3027
CEFBS_HasNEON, // VQSHLsiv2i32 = 3028
CEFBS_HasNEON, // VQSHLsiv2i64 = 3029
CEFBS_HasNEON, // VQSHLsiv4i16 = 3030
CEFBS_HasNEON, // VQSHLsiv4i32 = 3031
CEFBS_HasNEON, // VQSHLsiv8i16 = 3032
CEFBS_HasNEON, // VQSHLsiv8i8 = 3033
CEFBS_HasNEON, // VQSHLsuv16i8 = 3034
CEFBS_HasNEON, // VQSHLsuv1i64 = 3035
CEFBS_HasNEON, // VQSHLsuv2i32 = 3036
CEFBS_HasNEON, // VQSHLsuv2i64 = 3037
CEFBS_HasNEON, // VQSHLsuv4i16 = 3038
CEFBS_HasNEON, // VQSHLsuv4i32 = 3039
CEFBS_HasNEON, // VQSHLsuv8i16 = 3040
CEFBS_HasNEON, // VQSHLsuv8i8 = 3041
CEFBS_HasNEON, // VQSHLsv16i8 = 3042
CEFBS_HasNEON, // VQSHLsv1i64 = 3043
CEFBS_HasNEON, // VQSHLsv2i32 = 3044
CEFBS_HasNEON, // VQSHLsv2i64 = 3045
CEFBS_HasNEON, // VQSHLsv4i16 = 3046
CEFBS_HasNEON, // VQSHLsv4i32 = 3047
CEFBS_HasNEON, // VQSHLsv8i16 = 3048
CEFBS_HasNEON, // VQSHLsv8i8 = 3049
CEFBS_HasNEON, // VQSHLuiv16i8 = 3050
CEFBS_HasNEON, // VQSHLuiv1i64 = 3051
CEFBS_HasNEON, // VQSHLuiv2i32 = 3052
CEFBS_HasNEON, // VQSHLuiv2i64 = 3053
CEFBS_HasNEON, // VQSHLuiv4i16 = 3054
CEFBS_HasNEON, // VQSHLuiv4i32 = 3055
CEFBS_HasNEON, // VQSHLuiv8i16 = 3056
CEFBS_HasNEON, // VQSHLuiv8i8 = 3057
CEFBS_HasNEON, // VQSHLuv16i8 = 3058
CEFBS_HasNEON, // VQSHLuv1i64 = 3059
CEFBS_HasNEON, // VQSHLuv2i32 = 3060
CEFBS_HasNEON, // VQSHLuv2i64 = 3061
CEFBS_HasNEON, // VQSHLuv4i16 = 3062
CEFBS_HasNEON, // VQSHLuv4i32 = 3063
CEFBS_HasNEON, // VQSHLuv8i16 = 3064
CEFBS_HasNEON, // VQSHLuv8i8 = 3065
CEFBS_HasNEON, // VQSHRNsv2i32 = 3066
CEFBS_HasNEON, // VQSHRNsv4i16 = 3067
CEFBS_HasNEON, // VQSHRNsv8i8 = 3068
CEFBS_HasNEON, // VQSHRNuv2i32 = 3069
CEFBS_HasNEON, // VQSHRNuv4i16 = 3070
CEFBS_HasNEON, // VQSHRNuv8i8 = 3071
CEFBS_HasNEON, // VQSHRUNv2i32 = 3072
CEFBS_HasNEON, // VQSHRUNv4i16 = 3073
CEFBS_HasNEON, // VQSHRUNv8i8 = 3074
CEFBS_HasNEON, // VQSUBsv16i8 = 3075
CEFBS_HasNEON, // VQSUBsv1i64 = 3076
CEFBS_HasNEON, // VQSUBsv2i32 = 3077
CEFBS_HasNEON, // VQSUBsv2i64 = 3078
CEFBS_HasNEON, // VQSUBsv4i16 = 3079
CEFBS_HasNEON, // VQSUBsv4i32 = 3080
CEFBS_HasNEON, // VQSUBsv8i16 = 3081
CEFBS_HasNEON, // VQSUBsv8i8 = 3082
CEFBS_HasNEON, // VQSUBuv16i8 = 3083
CEFBS_HasNEON, // VQSUBuv1i64 = 3084
CEFBS_HasNEON, // VQSUBuv2i32 = 3085
CEFBS_HasNEON, // VQSUBuv2i64 = 3086
CEFBS_HasNEON, // VQSUBuv4i16 = 3087
CEFBS_HasNEON, // VQSUBuv4i32 = 3088
CEFBS_HasNEON, // VQSUBuv8i16 = 3089
CEFBS_HasNEON, // VQSUBuv8i8 = 3090
CEFBS_HasNEON, // VRADDHNv2i32 = 3091
CEFBS_HasNEON, // VRADDHNv4i16 = 3092
CEFBS_HasNEON, // VRADDHNv8i8 = 3093
CEFBS_HasNEON, // VRECPEd = 3094
CEFBS_HasNEON, // VRECPEfd = 3095
CEFBS_HasNEON, // VRECPEfq = 3096
CEFBS_HasNEON_HasFullFP16, // VRECPEhd = 3097
CEFBS_HasNEON_HasFullFP16, // VRECPEhq = 3098
CEFBS_HasNEON, // VRECPEq = 3099
CEFBS_HasNEON, // VRECPSfd = 3100
CEFBS_HasNEON, // VRECPSfq = 3101
CEFBS_HasNEON_HasFullFP16, // VRECPShd = 3102
CEFBS_HasNEON_HasFullFP16, // VRECPShq = 3103
CEFBS_HasNEON, // VREV16d8 = 3104
CEFBS_HasNEON, // VREV16q8 = 3105
CEFBS_HasNEON, // VREV32d16 = 3106
CEFBS_HasNEON, // VREV32d8 = 3107
CEFBS_HasNEON, // VREV32q16 = 3108
CEFBS_HasNEON, // VREV32q8 = 3109
CEFBS_HasNEON, // VREV64d16 = 3110
CEFBS_HasNEON, // VREV64d32 = 3111
CEFBS_HasNEON, // VREV64d8 = 3112
CEFBS_HasNEON, // VREV64q16 = 3113
CEFBS_HasNEON, // VREV64q32 = 3114
CEFBS_HasNEON, // VREV64q8 = 3115
CEFBS_HasNEON, // VRHADDsv16i8 = 3116
CEFBS_HasNEON, // VRHADDsv2i32 = 3117
CEFBS_HasNEON, // VRHADDsv4i16 = 3118
CEFBS_HasNEON, // VRHADDsv4i32 = 3119
CEFBS_HasNEON, // VRHADDsv8i16 = 3120
CEFBS_HasNEON, // VRHADDsv8i8 = 3121
CEFBS_HasNEON, // VRHADDuv16i8 = 3122
CEFBS_HasNEON, // VRHADDuv2i32 = 3123
CEFBS_HasNEON, // VRHADDuv4i16 = 3124
CEFBS_HasNEON, // VRHADDuv4i32 = 3125
CEFBS_HasNEON, // VRHADDuv8i16 = 3126
CEFBS_HasNEON, // VRHADDuv8i8 = 3127
CEFBS_HasFPARMv8_HasDPVFP, // VRINTAD = 3128
CEFBS_HasFullFP16, // VRINTAH = 3129
CEFBS_HasV8_HasNEON, // VRINTANDf = 3130
CEFBS_HasV8_HasNEON_HasFullFP16, // VRINTANDh = 3131
CEFBS_HasV8_HasNEON, // VRINTANQf = 3132
CEFBS_HasV8_HasNEON_HasFullFP16, // VRINTANQh = 3133
CEFBS_HasFPARMv8, // VRINTAS = 3134
CEFBS_HasFPARMv8_HasDPVFP, // VRINTMD = 3135
CEFBS_HasFullFP16, // VRINTMH = 3136
CEFBS_HasV8_HasNEON, // VRINTMNDf = 3137
CEFBS_HasV8_HasNEON_HasFullFP16, // VRINTMNDh = 3138
CEFBS_HasV8_HasNEON, // VRINTMNQf = 3139
CEFBS_HasV8_HasNEON_HasFullFP16, // VRINTMNQh = 3140
CEFBS_HasFPARMv8, // VRINTMS = 3141
CEFBS_HasFPARMv8_HasDPVFP, // VRINTND = 3142
CEFBS_HasFullFP16, // VRINTNH = 3143
CEFBS_HasV8_HasNEON, // VRINTNNDf = 3144
CEFBS_HasV8_HasNEON_HasFullFP16, // VRINTNNDh = 3145
CEFBS_HasV8_HasNEON, // VRINTNNQf = 3146
CEFBS_HasV8_HasNEON_HasFullFP16, // VRINTNNQh = 3147
CEFBS_HasFPARMv8, // VRINTNS = 3148
CEFBS_HasFPARMv8_HasDPVFP, // VRINTPD = 3149
CEFBS_HasFullFP16, // VRINTPH = 3150
CEFBS_HasV8_HasNEON, // VRINTPNDf = 3151
CEFBS_HasV8_HasNEON_HasFullFP16, // VRINTPNDh = 3152
CEFBS_HasV8_HasNEON, // VRINTPNQf = 3153
CEFBS_HasV8_HasNEON_HasFullFP16, // VRINTPNQh = 3154
CEFBS_HasFPARMv8, // VRINTPS = 3155
CEFBS_HasFPARMv8_HasDPVFP, // VRINTRD = 3156
CEFBS_HasFullFP16, // VRINTRH = 3157
CEFBS_HasFPARMv8, // VRINTRS = 3158
CEFBS_HasFPARMv8_HasDPVFP, // VRINTXD = 3159
CEFBS_HasFullFP16, // VRINTXH = 3160
CEFBS_HasV8_HasNEON, // VRINTXNDf = 3161
CEFBS_HasV8_HasNEON_HasFullFP16, // VRINTXNDh = 3162
CEFBS_HasV8_HasNEON, // VRINTXNQf = 3163
CEFBS_HasV8_HasNEON_HasFullFP16, // VRINTXNQh = 3164
CEFBS_HasFPARMv8, // VRINTXS = 3165
CEFBS_HasFPARMv8_HasDPVFP, // VRINTZD = 3166
CEFBS_HasFullFP16, // VRINTZH = 3167
CEFBS_HasV8_HasNEON, // VRINTZNDf = 3168
CEFBS_HasV8_HasNEON_HasFullFP16, // VRINTZNDh = 3169
CEFBS_HasV8_HasNEON, // VRINTZNQf = 3170
CEFBS_HasV8_HasNEON_HasFullFP16, // VRINTZNQh = 3171
CEFBS_HasFPARMv8, // VRINTZS = 3172
CEFBS_HasNEON, // VRSHLsv16i8 = 3173
CEFBS_HasNEON, // VRSHLsv1i64 = 3174
CEFBS_HasNEON, // VRSHLsv2i32 = 3175
CEFBS_HasNEON, // VRSHLsv2i64 = 3176
CEFBS_HasNEON, // VRSHLsv4i16 = 3177
CEFBS_HasNEON, // VRSHLsv4i32 = 3178
CEFBS_HasNEON, // VRSHLsv8i16 = 3179
CEFBS_HasNEON, // VRSHLsv8i8 = 3180
CEFBS_HasNEON, // VRSHLuv16i8 = 3181
CEFBS_HasNEON, // VRSHLuv1i64 = 3182
CEFBS_HasNEON, // VRSHLuv2i32 = 3183
CEFBS_HasNEON, // VRSHLuv2i64 = 3184
CEFBS_HasNEON, // VRSHLuv4i16 = 3185
CEFBS_HasNEON, // VRSHLuv4i32 = 3186
CEFBS_HasNEON, // VRSHLuv8i16 = 3187
CEFBS_HasNEON, // VRSHLuv8i8 = 3188
CEFBS_HasNEON, // VRSHRNv2i32 = 3189
CEFBS_HasNEON, // VRSHRNv4i16 = 3190
CEFBS_HasNEON, // VRSHRNv8i8 = 3191
CEFBS_HasNEON, // VRSHRsv16i8 = 3192
CEFBS_HasNEON, // VRSHRsv1i64 = 3193
CEFBS_HasNEON, // VRSHRsv2i32 = 3194
CEFBS_HasNEON, // VRSHRsv2i64 = 3195
CEFBS_HasNEON, // VRSHRsv4i16 = 3196
CEFBS_HasNEON, // VRSHRsv4i32 = 3197
CEFBS_HasNEON, // VRSHRsv8i16 = 3198
CEFBS_HasNEON, // VRSHRsv8i8 = 3199
CEFBS_HasNEON, // VRSHRuv16i8 = 3200
CEFBS_HasNEON, // VRSHRuv1i64 = 3201
CEFBS_HasNEON, // VRSHRuv2i32 = 3202
CEFBS_HasNEON, // VRSHRuv2i64 = 3203
CEFBS_HasNEON, // VRSHRuv4i16 = 3204
CEFBS_HasNEON, // VRSHRuv4i32 = 3205
CEFBS_HasNEON, // VRSHRuv8i16 = 3206
CEFBS_HasNEON, // VRSHRuv8i8 = 3207
CEFBS_HasNEON, // VRSQRTEd = 3208
CEFBS_HasNEON, // VRSQRTEfd = 3209
CEFBS_HasNEON, // VRSQRTEfq = 3210
CEFBS_HasNEON_HasFullFP16, // VRSQRTEhd = 3211
CEFBS_HasNEON_HasFullFP16, // VRSQRTEhq = 3212
CEFBS_HasNEON, // VRSQRTEq = 3213
CEFBS_HasNEON, // VRSQRTSfd = 3214
CEFBS_HasNEON, // VRSQRTSfq = 3215
CEFBS_HasNEON_HasFullFP16, // VRSQRTShd = 3216
CEFBS_HasNEON_HasFullFP16, // VRSQRTShq = 3217
CEFBS_HasNEON, // VRSRAsv16i8 = 3218
CEFBS_HasNEON, // VRSRAsv1i64 = 3219
CEFBS_HasNEON, // VRSRAsv2i32 = 3220
CEFBS_HasNEON, // VRSRAsv2i64 = 3221
CEFBS_HasNEON, // VRSRAsv4i16 = 3222
CEFBS_HasNEON, // VRSRAsv4i32 = 3223
CEFBS_HasNEON, // VRSRAsv8i16 = 3224
CEFBS_HasNEON, // VRSRAsv8i8 = 3225
CEFBS_HasNEON, // VRSRAuv16i8 = 3226
CEFBS_HasNEON, // VRSRAuv1i64 = 3227
CEFBS_HasNEON, // VRSRAuv2i32 = 3228
CEFBS_HasNEON, // VRSRAuv2i64 = 3229
CEFBS_HasNEON, // VRSRAuv4i16 = 3230
CEFBS_HasNEON, // VRSRAuv4i32 = 3231
CEFBS_HasNEON, // VRSRAuv8i16 = 3232
CEFBS_HasNEON, // VRSRAuv8i8 = 3233
CEFBS_HasNEON, // VRSUBHNv2i32 = 3234
CEFBS_HasNEON, // VRSUBHNv4i16 = 3235
CEFBS_HasNEON, // VRSUBHNv8i8 = 3236
CEFBS_HasV8_1MMainline_Has8MSecExt, // VSCCLRMD = 3237
CEFBS_HasV8_1MMainline_Has8MSecExt, // VSCCLRMS = 3238
CEFBS_HasDotProd, // VSDOTD = 3239
CEFBS_HasDotProd, // VSDOTDI = 3240
CEFBS_HasDotProd, // VSDOTQ = 3241
CEFBS_HasDotProd, // VSDOTQI = 3242
CEFBS_HasFPARMv8_HasDPVFP, // VSELEQD = 3243
CEFBS_HasFullFP16, // VSELEQH = 3244
CEFBS_HasFPARMv8, // VSELEQS = 3245
CEFBS_HasFPARMv8_HasDPVFP, // VSELGED = 3246
CEFBS_HasFullFP16, // VSELGEH = 3247
CEFBS_HasFPARMv8, // VSELGES = 3248
CEFBS_HasFPARMv8_HasDPVFP, // VSELGTD = 3249
CEFBS_HasFullFP16, // VSELGTH = 3250
CEFBS_HasFPARMv8, // VSELGTS = 3251
CEFBS_HasFPARMv8_HasDPVFP, // VSELVSD = 3252
CEFBS_HasFullFP16, // VSELVSH = 3253
CEFBS_HasFPARMv8, // VSELVSS = 3254
CEFBS_HasNEON, // VSETLNi16 = 3255
CEFBS_HasVFP2, // VSETLNi32 = 3256
CEFBS_HasNEON, // VSETLNi8 = 3257
CEFBS_HasNEON, // VSHLLi16 = 3258
CEFBS_HasNEON, // VSHLLi32 = 3259
CEFBS_HasNEON, // VSHLLi8 = 3260
CEFBS_HasNEON, // VSHLLsv2i64 = 3261
CEFBS_HasNEON, // VSHLLsv4i32 = 3262
CEFBS_HasNEON, // VSHLLsv8i16 = 3263
CEFBS_HasNEON, // VSHLLuv2i64 = 3264
CEFBS_HasNEON, // VSHLLuv4i32 = 3265
CEFBS_HasNEON, // VSHLLuv8i16 = 3266
CEFBS_HasNEON, // VSHLiv16i8 = 3267
CEFBS_HasNEON, // VSHLiv1i64 = 3268
CEFBS_HasNEON, // VSHLiv2i32 = 3269
CEFBS_HasNEON, // VSHLiv2i64 = 3270
CEFBS_HasNEON, // VSHLiv4i16 = 3271
CEFBS_HasNEON, // VSHLiv4i32 = 3272
CEFBS_HasNEON, // VSHLiv8i16 = 3273
CEFBS_HasNEON, // VSHLiv8i8 = 3274
CEFBS_HasNEON, // VSHLsv16i8 = 3275
CEFBS_HasNEON, // VSHLsv1i64 = 3276
CEFBS_HasNEON, // VSHLsv2i32 = 3277
CEFBS_HasNEON, // VSHLsv2i64 = 3278
CEFBS_HasNEON, // VSHLsv4i16 = 3279
CEFBS_HasNEON, // VSHLsv4i32 = 3280
CEFBS_HasNEON, // VSHLsv8i16 = 3281
CEFBS_HasNEON, // VSHLsv8i8 = 3282
CEFBS_HasNEON, // VSHLuv16i8 = 3283
CEFBS_HasNEON, // VSHLuv1i64 = 3284
CEFBS_HasNEON, // VSHLuv2i32 = 3285
CEFBS_HasNEON, // VSHLuv2i64 = 3286
CEFBS_HasNEON, // VSHLuv4i16 = 3287
CEFBS_HasNEON, // VSHLuv4i32 = 3288
CEFBS_HasNEON, // VSHLuv8i16 = 3289
CEFBS_HasNEON, // VSHLuv8i8 = 3290
CEFBS_HasNEON, // VSHRNv2i32 = 3291
CEFBS_HasNEON, // VSHRNv4i16 = 3292
CEFBS_HasNEON, // VSHRNv8i8 = 3293
CEFBS_HasNEON, // VSHRsv16i8 = 3294
CEFBS_HasNEON, // VSHRsv1i64 = 3295
CEFBS_HasNEON, // VSHRsv2i32 = 3296
CEFBS_HasNEON, // VSHRsv2i64 = 3297
CEFBS_HasNEON, // VSHRsv4i16 = 3298
CEFBS_HasNEON, // VSHRsv4i32 = 3299
CEFBS_HasNEON, // VSHRsv8i16 = 3300
CEFBS_HasNEON, // VSHRsv8i8 = 3301
CEFBS_HasNEON, // VSHRuv16i8 = 3302
CEFBS_HasNEON, // VSHRuv1i64 = 3303
CEFBS_HasNEON, // VSHRuv2i32 = 3304
CEFBS_HasNEON, // VSHRuv2i64 = 3305
CEFBS_HasNEON, // VSHRuv4i16 = 3306
CEFBS_HasNEON, // VSHRuv4i32 = 3307
CEFBS_HasNEON, // VSHRuv8i16 = 3308
CEFBS_HasNEON, // VSHRuv8i8 = 3309
CEFBS_HasVFP2_HasDPVFP, // VSHTOD = 3310
CEFBS_HasFullFP16, // VSHTOH = 3311
CEFBS_HasVFP2, // VSHTOS = 3312
CEFBS_HasVFP2_HasDPVFP, // VSITOD = 3313
CEFBS_HasFullFP16, // VSITOH = 3314
CEFBS_HasVFP2, // VSITOS = 3315
CEFBS_HasNEON, // VSLIv16i8 = 3316
CEFBS_HasNEON, // VSLIv1i64 = 3317
CEFBS_HasNEON, // VSLIv2i32 = 3318
CEFBS_HasNEON, // VSLIv2i64 = 3319
CEFBS_HasNEON, // VSLIv4i16 = 3320
CEFBS_HasNEON, // VSLIv4i32 = 3321
CEFBS_HasNEON, // VSLIv8i16 = 3322
CEFBS_HasNEON, // VSLIv8i8 = 3323
CEFBS_HasVFP2_HasDPVFP, // VSLTOD = 3324
CEFBS_HasFullFP16, // VSLTOH = 3325
CEFBS_HasVFP2, // VSLTOS = 3326
CEFBS_HasVFP2_HasDPVFP, // VSQRTD = 3327
CEFBS_HasFullFP16, // VSQRTH = 3328
CEFBS_HasVFP2, // VSQRTS = 3329
CEFBS_HasNEON, // VSRAsv16i8 = 3330
CEFBS_HasNEON, // VSRAsv1i64 = 3331
CEFBS_HasNEON, // VSRAsv2i32 = 3332
CEFBS_HasNEON, // VSRAsv2i64 = 3333
CEFBS_HasNEON, // VSRAsv4i16 = 3334
CEFBS_HasNEON, // VSRAsv4i32 = 3335
CEFBS_HasNEON, // VSRAsv8i16 = 3336
CEFBS_HasNEON, // VSRAsv8i8 = 3337
CEFBS_HasNEON, // VSRAuv16i8 = 3338
CEFBS_HasNEON, // VSRAuv1i64 = 3339
CEFBS_HasNEON, // VSRAuv2i32 = 3340
CEFBS_HasNEON, // VSRAuv2i64 = 3341
CEFBS_HasNEON, // VSRAuv4i16 = 3342
CEFBS_HasNEON, // VSRAuv4i32 = 3343
CEFBS_HasNEON, // VSRAuv8i16 = 3344
CEFBS_HasNEON, // VSRAuv8i8 = 3345
CEFBS_HasNEON, // VSRIv16i8 = 3346
CEFBS_HasNEON, // VSRIv1i64 = 3347
CEFBS_HasNEON, // VSRIv2i32 = 3348
CEFBS_HasNEON, // VSRIv2i64 = 3349
CEFBS_HasNEON, // VSRIv4i16 = 3350
CEFBS_HasNEON, // VSRIv4i32 = 3351
CEFBS_HasNEON, // VSRIv8i16 = 3352
CEFBS_HasNEON, // VSRIv8i8 = 3353
CEFBS_HasNEON, // VST1LNd16 = 3354
CEFBS_HasNEON, // VST1LNd16_UPD = 3355
CEFBS_HasNEON, // VST1LNd32 = 3356
CEFBS_HasNEON, // VST1LNd32_UPD = 3357
CEFBS_HasNEON, // VST1LNd8 = 3358
CEFBS_HasNEON, // VST1LNd8_UPD = 3359
CEFBS_HasNEON, // VST1LNq16Pseudo = 3360
CEFBS_HasNEON, // VST1LNq16Pseudo_UPD = 3361
CEFBS_HasNEON, // VST1LNq32Pseudo = 3362
CEFBS_HasNEON, // VST1LNq32Pseudo_UPD = 3363
CEFBS_HasNEON, // VST1LNq8Pseudo = 3364
CEFBS_HasNEON, // VST1LNq8Pseudo_UPD = 3365
CEFBS_HasNEON, // VST1d16 = 3366
CEFBS_HasNEON, // VST1d16Q = 3367
CEFBS_HasNEON, // VST1d16QPseudo = 3368
CEFBS_HasNEON, // VST1d16Qwb_fixed = 3369
CEFBS_HasNEON, // VST1d16Qwb_register = 3370
CEFBS_HasNEON, // VST1d16T = 3371
CEFBS_HasNEON, // VST1d16TPseudo = 3372
CEFBS_HasNEON, // VST1d16Twb_fixed = 3373
CEFBS_HasNEON, // VST1d16Twb_register = 3374
CEFBS_HasNEON, // VST1d16wb_fixed = 3375
CEFBS_HasNEON, // VST1d16wb_register = 3376
CEFBS_HasNEON, // VST1d32 = 3377
CEFBS_HasNEON, // VST1d32Q = 3378
CEFBS_HasNEON, // VST1d32QPseudo = 3379
CEFBS_HasNEON, // VST1d32Qwb_fixed = 3380
CEFBS_HasNEON, // VST1d32Qwb_register = 3381
CEFBS_HasNEON, // VST1d32T = 3382
CEFBS_HasNEON, // VST1d32TPseudo = 3383
CEFBS_HasNEON, // VST1d32Twb_fixed = 3384
CEFBS_HasNEON, // VST1d32Twb_register = 3385
CEFBS_HasNEON, // VST1d32wb_fixed = 3386
CEFBS_HasNEON, // VST1d32wb_register = 3387
CEFBS_HasNEON, // VST1d64 = 3388
CEFBS_HasNEON, // VST1d64Q = 3389
CEFBS_HasNEON, // VST1d64QPseudo = 3390
CEFBS_HasNEON, // VST1d64QPseudoWB_fixed = 3391
CEFBS_HasNEON, // VST1d64QPseudoWB_register = 3392
CEFBS_HasNEON, // VST1d64Qwb_fixed = 3393
CEFBS_HasNEON, // VST1d64Qwb_register = 3394
CEFBS_HasNEON, // VST1d64T = 3395
CEFBS_HasNEON, // VST1d64TPseudo = 3396
CEFBS_HasNEON, // VST1d64TPseudoWB_fixed = 3397
CEFBS_HasNEON, // VST1d64TPseudoWB_register = 3398
CEFBS_HasNEON, // VST1d64Twb_fixed = 3399
CEFBS_HasNEON, // VST1d64Twb_register = 3400
CEFBS_HasNEON, // VST1d64wb_fixed = 3401
CEFBS_HasNEON, // VST1d64wb_register = 3402
CEFBS_HasNEON, // VST1d8 = 3403
CEFBS_HasNEON, // VST1d8Q = 3404
CEFBS_HasNEON, // VST1d8QPseudo = 3405
CEFBS_HasNEON, // VST1d8Qwb_fixed = 3406
CEFBS_HasNEON, // VST1d8Qwb_register = 3407
CEFBS_HasNEON, // VST1d8T = 3408
CEFBS_HasNEON, // VST1d8TPseudo = 3409
CEFBS_HasNEON, // VST1d8Twb_fixed = 3410
CEFBS_HasNEON, // VST1d8Twb_register = 3411
CEFBS_HasNEON, // VST1d8wb_fixed = 3412
CEFBS_HasNEON, // VST1d8wb_register = 3413
CEFBS_HasNEON, // VST1q16 = 3414
CEFBS_HasNEON, // VST1q16HighQPseudo = 3415
CEFBS_HasNEON, // VST1q16HighTPseudo = 3416
CEFBS_HasNEON, // VST1q16LowQPseudo_UPD = 3417
CEFBS_HasNEON, // VST1q16LowTPseudo_UPD = 3418
CEFBS_HasNEON, // VST1q16wb_fixed = 3419
CEFBS_HasNEON, // VST1q16wb_register = 3420
CEFBS_HasNEON, // VST1q32 = 3421
CEFBS_HasNEON, // VST1q32HighQPseudo = 3422
CEFBS_HasNEON, // VST1q32HighTPseudo = 3423
CEFBS_HasNEON, // VST1q32LowQPseudo_UPD = 3424
CEFBS_HasNEON, // VST1q32LowTPseudo_UPD = 3425
CEFBS_HasNEON, // VST1q32wb_fixed = 3426
CEFBS_HasNEON, // VST1q32wb_register = 3427
CEFBS_HasNEON, // VST1q64 = 3428
CEFBS_HasNEON, // VST1q64HighQPseudo = 3429
CEFBS_HasNEON, // VST1q64HighTPseudo = 3430
CEFBS_HasNEON, // VST1q64LowQPseudo_UPD = 3431
CEFBS_HasNEON, // VST1q64LowTPseudo_UPD = 3432
CEFBS_HasNEON, // VST1q64wb_fixed = 3433
CEFBS_HasNEON, // VST1q64wb_register = 3434
CEFBS_HasNEON, // VST1q8 = 3435
CEFBS_HasNEON, // VST1q8HighQPseudo = 3436
CEFBS_HasNEON, // VST1q8HighTPseudo = 3437
CEFBS_HasNEON, // VST1q8LowQPseudo_UPD = 3438
CEFBS_HasNEON, // VST1q8LowTPseudo_UPD = 3439
CEFBS_HasNEON, // VST1q8wb_fixed = 3440
CEFBS_HasNEON, // VST1q8wb_register = 3441
CEFBS_HasNEON, // VST2LNd16 = 3442
CEFBS_HasNEON, // VST2LNd16Pseudo = 3443
CEFBS_HasNEON, // VST2LNd16Pseudo_UPD = 3444
CEFBS_HasNEON, // VST2LNd16_UPD = 3445
CEFBS_HasNEON, // VST2LNd32 = 3446
CEFBS_HasNEON, // VST2LNd32Pseudo = 3447
CEFBS_HasNEON, // VST2LNd32Pseudo_UPD = 3448
CEFBS_HasNEON, // VST2LNd32_UPD = 3449
CEFBS_HasNEON, // VST2LNd8 = 3450
CEFBS_HasNEON, // VST2LNd8Pseudo = 3451
CEFBS_HasNEON, // VST2LNd8Pseudo_UPD = 3452
CEFBS_HasNEON, // VST2LNd8_UPD = 3453
CEFBS_HasNEON, // VST2LNq16 = 3454
CEFBS_HasNEON, // VST2LNq16Pseudo = 3455
CEFBS_HasNEON, // VST2LNq16Pseudo_UPD = 3456
CEFBS_HasNEON, // VST2LNq16_UPD = 3457
CEFBS_HasNEON, // VST2LNq32 = 3458
CEFBS_HasNEON, // VST2LNq32Pseudo = 3459
CEFBS_HasNEON, // VST2LNq32Pseudo_UPD = 3460
CEFBS_HasNEON, // VST2LNq32_UPD = 3461
CEFBS_HasNEON, // VST2b16 = 3462
CEFBS_HasNEON, // VST2b16wb_fixed = 3463
CEFBS_HasNEON, // VST2b16wb_register = 3464
CEFBS_HasNEON, // VST2b32 = 3465
CEFBS_HasNEON, // VST2b32wb_fixed = 3466
CEFBS_HasNEON, // VST2b32wb_register = 3467
CEFBS_HasNEON, // VST2b8 = 3468
CEFBS_HasNEON, // VST2b8wb_fixed = 3469
CEFBS_HasNEON, // VST2b8wb_register = 3470
CEFBS_HasNEON, // VST2d16 = 3471
CEFBS_HasNEON, // VST2d16wb_fixed = 3472
CEFBS_HasNEON, // VST2d16wb_register = 3473
CEFBS_HasNEON, // VST2d32 = 3474
CEFBS_HasNEON, // VST2d32wb_fixed = 3475
CEFBS_HasNEON, // VST2d32wb_register = 3476
CEFBS_HasNEON, // VST2d8 = 3477
CEFBS_HasNEON, // VST2d8wb_fixed = 3478
CEFBS_HasNEON, // VST2d8wb_register = 3479
CEFBS_HasNEON, // VST2q16 = 3480
CEFBS_HasNEON, // VST2q16Pseudo = 3481
CEFBS_HasNEON, // VST2q16PseudoWB_fixed = 3482
CEFBS_HasNEON, // VST2q16PseudoWB_register = 3483
CEFBS_HasNEON, // VST2q16wb_fixed = 3484
CEFBS_HasNEON, // VST2q16wb_register = 3485
CEFBS_HasNEON, // VST2q32 = 3486
CEFBS_HasNEON, // VST2q32Pseudo = 3487
CEFBS_HasNEON, // VST2q32PseudoWB_fixed = 3488
CEFBS_HasNEON, // VST2q32PseudoWB_register = 3489
CEFBS_HasNEON, // VST2q32wb_fixed = 3490
CEFBS_HasNEON, // VST2q32wb_register = 3491
CEFBS_HasNEON, // VST2q8 = 3492
CEFBS_HasNEON, // VST2q8Pseudo = 3493
CEFBS_HasNEON, // VST2q8PseudoWB_fixed = 3494
CEFBS_HasNEON, // VST2q8PseudoWB_register = 3495
CEFBS_HasNEON, // VST2q8wb_fixed = 3496
CEFBS_HasNEON, // VST2q8wb_register = 3497
CEFBS_HasNEON, // VST3LNd16 = 3498
CEFBS_HasNEON, // VST3LNd16Pseudo = 3499
CEFBS_HasNEON, // VST3LNd16Pseudo_UPD = 3500
CEFBS_HasNEON, // VST3LNd16_UPD = 3501
CEFBS_HasNEON, // VST3LNd32 = 3502
CEFBS_HasNEON, // VST3LNd32Pseudo = 3503
CEFBS_HasNEON, // VST3LNd32Pseudo_UPD = 3504
CEFBS_HasNEON, // VST3LNd32_UPD = 3505
CEFBS_HasNEON, // VST3LNd8 = 3506
CEFBS_HasNEON, // VST3LNd8Pseudo = 3507
CEFBS_HasNEON, // VST3LNd8Pseudo_UPD = 3508
CEFBS_HasNEON, // VST3LNd8_UPD = 3509
CEFBS_HasNEON, // VST3LNq16 = 3510
CEFBS_HasNEON, // VST3LNq16Pseudo = 3511
CEFBS_HasNEON, // VST3LNq16Pseudo_UPD = 3512
CEFBS_HasNEON, // VST3LNq16_UPD = 3513
CEFBS_HasNEON, // VST3LNq32 = 3514
CEFBS_HasNEON, // VST3LNq32Pseudo = 3515
CEFBS_HasNEON, // VST3LNq32Pseudo_UPD = 3516
CEFBS_HasNEON, // VST3LNq32_UPD = 3517
CEFBS_HasNEON, // VST3d16 = 3518
CEFBS_HasNEON, // VST3d16Pseudo = 3519
CEFBS_HasNEON, // VST3d16Pseudo_UPD = 3520
CEFBS_HasNEON, // VST3d16_UPD = 3521
CEFBS_HasNEON, // VST3d32 = 3522
CEFBS_HasNEON, // VST3d32Pseudo = 3523
CEFBS_HasNEON, // VST3d32Pseudo_UPD = 3524
CEFBS_HasNEON, // VST3d32_UPD = 3525
CEFBS_HasNEON, // VST3d8 = 3526
CEFBS_HasNEON, // VST3d8Pseudo = 3527
CEFBS_HasNEON, // VST3d8Pseudo_UPD = 3528
CEFBS_HasNEON, // VST3d8_UPD = 3529
CEFBS_HasNEON, // VST3q16 = 3530
CEFBS_HasNEON, // VST3q16Pseudo_UPD = 3531
CEFBS_HasNEON, // VST3q16_UPD = 3532
CEFBS_HasNEON, // VST3q16oddPseudo = 3533
CEFBS_HasNEON, // VST3q16oddPseudo_UPD = 3534
CEFBS_HasNEON, // VST3q32 = 3535
CEFBS_HasNEON, // VST3q32Pseudo_UPD = 3536
CEFBS_HasNEON, // VST3q32_UPD = 3537
CEFBS_HasNEON, // VST3q32oddPseudo = 3538
CEFBS_HasNEON, // VST3q32oddPseudo_UPD = 3539
CEFBS_HasNEON, // VST3q8 = 3540
CEFBS_HasNEON, // VST3q8Pseudo_UPD = 3541
CEFBS_HasNEON, // VST3q8_UPD = 3542
CEFBS_HasNEON, // VST3q8oddPseudo = 3543
CEFBS_HasNEON, // VST3q8oddPseudo_UPD = 3544
CEFBS_HasNEON, // VST4LNd16 = 3545
CEFBS_HasNEON, // VST4LNd16Pseudo = 3546
CEFBS_HasNEON, // VST4LNd16Pseudo_UPD = 3547
CEFBS_HasNEON, // VST4LNd16_UPD = 3548
CEFBS_HasNEON, // VST4LNd32 = 3549
CEFBS_HasNEON, // VST4LNd32Pseudo = 3550
CEFBS_HasNEON, // VST4LNd32Pseudo_UPD = 3551
CEFBS_HasNEON, // VST4LNd32_UPD = 3552
CEFBS_HasNEON, // VST4LNd8 = 3553
CEFBS_HasNEON, // VST4LNd8Pseudo = 3554
CEFBS_HasNEON, // VST4LNd8Pseudo_UPD = 3555
CEFBS_HasNEON, // VST4LNd8_UPD = 3556
CEFBS_HasNEON, // VST4LNq16 = 3557
CEFBS_HasNEON, // VST4LNq16Pseudo = 3558
CEFBS_HasNEON, // VST4LNq16Pseudo_UPD = 3559
CEFBS_HasNEON, // VST4LNq16_UPD = 3560
CEFBS_HasNEON, // VST4LNq32 = 3561
CEFBS_HasNEON, // VST4LNq32Pseudo = 3562
CEFBS_HasNEON, // VST4LNq32Pseudo_UPD = 3563
CEFBS_HasNEON, // VST4LNq32_UPD = 3564
CEFBS_HasNEON, // VST4d16 = 3565
CEFBS_HasNEON, // VST4d16Pseudo = 3566
CEFBS_HasNEON, // VST4d16Pseudo_UPD = 3567
CEFBS_HasNEON, // VST4d16_UPD = 3568
CEFBS_HasNEON, // VST4d32 = 3569
CEFBS_HasNEON, // VST4d32Pseudo = 3570
CEFBS_HasNEON, // VST4d32Pseudo_UPD = 3571
CEFBS_HasNEON, // VST4d32_UPD = 3572
CEFBS_HasNEON, // VST4d8 = 3573
CEFBS_HasNEON, // VST4d8Pseudo = 3574
CEFBS_HasNEON, // VST4d8Pseudo_UPD = 3575
CEFBS_HasNEON, // VST4d8_UPD = 3576
CEFBS_HasNEON, // VST4q16 = 3577
CEFBS_HasNEON, // VST4q16Pseudo_UPD = 3578
CEFBS_HasNEON, // VST4q16_UPD = 3579
CEFBS_HasNEON, // VST4q16oddPseudo = 3580
CEFBS_HasNEON, // VST4q16oddPseudo_UPD = 3581
CEFBS_HasNEON, // VST4q32 = 3582
CEFBS_HasNEON, // VST4q32Pseudo_UPD = 3583
CEFBS_HasNEON, // VST4q32_UPD = 3584
CEFBS_HasNEON, // VST4q32oddPseudo = 3585
CEFBS_HasNEON, // VST4q32oddPseudo_UPD = 3586
CEFBS_HasNEON, // VST4q8 = 3587
CEFBS_HasNEON, // VST4q8Pseudo_UPD = 3588
CEFBS_HasNEON, // VST4q8_UPD = 3589
CEFBS_HasNEON, // VST4q8oddPseudo = 3590
CEFBS_HasNEON, // VST4q8oddPseudo_UPD = 3591
CEFBS_HasFPRegs, // VSTMDDB_UPD = 3592
CEFBS_HasFPRegs, // VSTMDIA = 3593
CEFBS_HasFPRegs, // VSTMDIA_UPD = 3594
CEFBS_HasVFP2, // VSTMQIA = 3595
CEFBS_HasFPRegs, // VSTMSDB_UPD = 3596
CEFBS_HasFPRegs, // VSTMSIA = 3597
CEFBS_HasFPRegs, // VSTMSIA_UPD = 3598
CEFBS_HasFPRegs, // VSTRD = 3599
CEFBS_HasFPRegs16, // VSTRH = 3600
CEFBS_HasFPRegs, // VSTRS = 3601
CEFBS_HasV8_1MMainline_Has8MSecExt, // VSTR_FPCXTNS_off = 3602
CEFBS_HasV8_1MMainline_Has8MSecExt, // VSTR_FPCXTNS_post = 3603
CEFBS_HasV8_1MMainline_Has8MSecExt, // VSTR_FPCXTNS_pre = 3604
CEFBS_HasV8_1MMainline_Has8MSecExt, // VSTR_FPCXTS_off = 3605
CEFBS_HasV8_1MMainline_Has8MSecExt, // VSTR_FPCXTS_post = 3606
CEFBS_HasV8_1MMainline_Has8MSecExt, // VSTR_FPCXTS_pre = 3607
CEFBS_HasFPRegs_HasV8_1MMainline, // VSTR_FPSCR_NZCVQC_off = 3608
CEFBS_HasFPRegs_HasV8_1MMainline, // VSTR_FPSCR_NZCVQC_post = 3609
CEFBS_HasFPRegs_HasV8_1MMainline, // VSTR_FPSCR_NZCVQC_pre = 3610
CEFBS_HasFPRegs_HasV8_1MMainline, // VSTR_FPSCR_off = 3611
CEFBS_HasFPRegs_HasV8_1MMainline, // VSTR_FPSCR_post = 3612
CEFBS_HasFPRegs_HasV8_1MMainline, // VSTR_FPSCR_pre = 3613
CEFBS_HasV8_1MMainline_HasMVEInt, // VSTR_P0_off = 3614
CEFBS_HasV8_1MMainline_HasMVEInt, // VSTR_P0_post = 3615
CEFBS_HasV8_1MMainline_HasMVEInt, // VSTR_P0_pre = 3616
CEFBS_HasV8_1MMainline_HasMVEInt, // VSTR_VPR_off = 3617
CEFBS_HasV8_1MMainline_HasMVEInt, // VSTR_VPR_post = 3618
CEFBS_HasV8_1MMainline_HasMVEInt, // VSTR_VPR_pre = 3619
CEFBS_HasVFP2_HasDPVFP, // VSUBD = 3620
CEFBS_HasFullFP16, // VSUBH = 3621
CEFBS_HasNEON, // VSUBHNv2i32 = 3622
CEFBS_HasNEON, // VSUBHNv4i16 = 3623
CEFBS_HasNEON, // VSUBHNv8i8 = 3624
CEFBS_HasNEON, // VSUBLsv2i64 = 3625
CEFBS_HasNEON, // VSUBLsv4i32 = 3626
CEFBS_HasNEON, // VSUBLsv8i16 = 3627
CEFBS_HasNEON, // VSUBLuv2i64 = 3628
CEFBS_HasNEON, // VSUBLuv4i32 = 3629
CEFBS_HasNEON, // VSUBLuv8i16 = 3630
CEFBS_HasVFP2, // VSUBS = 3631
CEFBS_HasNEON, // VSUBWsv2i64 = 3632
CEFBS_HasNEON, // VSUBWsv4i32 = 3633
CEFBS_HasNEON, // VSUBWsv8i16 = 3634
CEFBS_HasNEON, // VSUBWuv2i64 = 3635
CEFBS_HasNEON, // VSUBWuv4i32 = 3636
CEFBS_HasNEON, // VSUBWuv8i16 = 3637
CEFBS_HasNEON, // VSUBfd = 3638
CEFBS_HasNEON, // VSUBfq = 3639
CEFBS_HasNEON_HasFullFP16, // VSUBhd = 3640
CEFBS_HasNEON_HasFullFP16, // VSUBhq = 3641
CEFBS_HasNEON, // VSUBv16i8 = 3642
CEFBS_HasNEON, // VSUBv1i64 = 3643
CEFBS_HasNEON, // VSUBv2i32 = 3644
CEFBS_HasNEON, // VSUBv2i64 = 3645
CEFBS_HasNEON, // VSUBv4i16 = 3646
CEFBS_HasNEON, // VSUBv4i32 = 3647
CEFBS_HasNEON, // VSUBv8i16 = 3648
CEFBS_HasNEON, // VSUBv8i8 = 3649
CEFBS_HasNEON, // VSWPd = 3650
CEFBS_HasNEON, // VSWPq = 3651
CEFBS_HasNEON, // VTBL1 = 3652
CEFBS_HasNEON, // VTBL2 = 3653
CEFBS_HasNEON, // VTBL3 = 3654
CEFBS_HasNEON, // VTBL3Pseudo = 3655
CEFBS_HasNEON, // VTBL4 = 3656
CEFBS_HasNEON, // VTBL4Pseudo = 3657
CEFBS_HasNEON, // VTBX1 = 3658
CEFBS_HasNEON, // VTBX2 = 3659
CEFBS_HasNEON, // VTBX3 = 3660
CEFBS_HasNEON, // VTBX3Pseudo = 3661
CEFBS_HasNEON, // VTBX4 = 3662
CEFBS_HasNEON, // VTBX4Pseudo = 3663
CEFBS_HasVFP2_HasDPVFP, // VTOSHD = 3664
CEFBS_HasFullFP16, // VTOSHH = 3665
CEFBS_HasVFP2, // VTOSHS = 3666
CEFBS_HasVFP2_HasDPVFP, // VTOSIRD = 3667
CEFBS_HasFullFP16, // VTOSIRH = 3668
CEFBS_HasVFP2, // VTOSIRS = 3669
CEFBS_HasVFP2_HasDPVFP, // VTOSIZD = 3670
CEFBS_HasFullFP16, // VTOSIZH = 3671
CEFBS_HasVFP2, // VTOSIZS = 3672
CEFBS_HasVFP2_HasDPVFP, // VTOSLD = 3673
CEFBS_HasFullFP16, // VTOSLH = 3674
CEFBS_HasVFP2, // VTOSLS = 3675
CEFBS_HasVFP2_HasDPVFP, // VTOUHD = 3676
CEFBS_HasFullFP16, // VTOUHH = 3677
CEFBS_HasVFP2, // VTOUHS = 3678
CEFBS_HasVFP2_HasDPVFP, // VTOUIRD = 3679
CEFBS_HasFullFP16, // VTOUIRH = 3680
CEFBS_HasVFP2, // VTOUIRS = 3681
CEFBS_HasVFP2_HasDPVFP, // VTOUIZD = 3682
CEFBS_HasFullFP16, // VTOUIZH = 3683
CEFBS_HasVFP2, // VTOUIZS = 3684
CEFBS_HasVFP2_HasDPVFP, // VTOULD = 3685
CEFBS_HasFullFP16, // VTOULH = 3686
CEFBS_HasVFP2, // VTOULS = 3687
CEFBS_HasNEON, // VTRNd16 = 3688
CEFBS_HasNEON, // VTRNd32 = 3689
CEFBS_HasNEON, // VTRNd8 = 3690
CEFBS_HasNEON, // VTRNq16 = 3691
CEFBS_HasNEON, // VTRNq32 = 3692
CEFBS_HasNEON, // VTRNq8 = 3693
CEFBS_HasNEON, // VTSTv16i8 = 3694
CEFBS_HasNEON, // VTSTv2i32 = 3695
CEFBS_HasNEON, // VTSTv4i16 = 3696
CEFBS_HasNEON, // VTSTv4i32 = 3697
CEFBS_HasNEON, // VTSTv8i16 = 3698
CEFBS_HasNEON, // VTSTv8i8 = 3699
CEFBS_HasDotProd, // VUDOTD = 3700
CEFBS_HasDotProd, // VUDOTDI = 3701
CEFBS_HasDotProd, // VUDOTQ = 3702
CEFBS_HasDotProd, // VUDOTQI = 3703
CEFBS_HasVFP2_HasDPVFP, // VUHTOD = 3704
CEFBS_HasFullFP16, // VUHTOH = 3705
CEFBS_HasVFP2, // VUHTOS = 3706
CEFBS_HasVFP2_HasDPVFP, // VUITOD = 3707
CEFBS_HasFullFP16, // VUITOH = 3708
CEFBS_HasVFP2, // VUITOS = 3709
CEFBS_HasVFP2_HasDPVFP, // VULTOD = 3710
CEFBS_HasFullFP16, // VULTOH = 3711
CEFBS_HasVFP2, // VULTOS = 3712
CEFBS_HasNEON, // VUZPd16 = 3713
CEFBS_HasNEON, // VUZPd8 = 3714
CEFBS_HasNEON, // VUZPq16 = 3715
CEFBS_HasNEON, // VUZPq32 = 3716
CEFBS_HasNEON, // VUZPq8 = 3717
CEFBS_HasNEON, // VZIPd16 = 3718
CEFBS_HasNEON, // VZIPd8 = 3719
CEFBS_HasNEON, // VZIPq16 = 3720
CEFBS_HasNEON, // VZIPq32 = 3721
CEFBS_HasNEON, // VZIPq8 = 3722
CEFBS_IsARM, // sysLDMDA = 3723
CEFBS_IsARM, // sysLDMDA_UPD = 3724
CEFBS_IsARM, // sysLDMDB = 3725
CEFBS_IsARM, // sysLDMDB_UPD = 3726
CEFBS_IsARM, // sysLDMIA = 3727
CEFBS_IsARM, // sysLDMIA_UPD = 3728
CEFBS_IsARM, // sysLDMIB = 3729
CEFBS_IsARM, // sysLDMIB_UPD = 3730
CEFBS_IsARM, // sysSTMDA = 3731
CEFBS_IsARM, // sysSTMDA_UPD = 3732
CEFBS_IsARM, // sysSTMDB = 3733
CEFBS_IsARM, // sysSTMDB_UPD = 3734
CEFBS_IsARM, // sysSTMIA = 3735
CEFBS_IsARM, // sysSTMIA_UPD = 3736
CEFBS_IsARM, // sysSTMIB = 3737
CEFBS_IsARM, // sysSTMIB_UPD = 3738
CEFBS_IsThumb2, // t2ADCri = 3739
CEFBS_IsThumb2, // t2ADCrr = 3740
CEFBS_IsThumb2, // t2ADCrs = 3741
CEFBS_IsThumb2, // t2ADDri = 3742
CEFBS_IsThumb2, // t2ADDri12 = 3743
CEFBS_IsThumb2, // t2ADDrr = 3744
CEFBS_IsThumb2, // t2ADDrs = 3745
CEFBS_IsThumb2, // t2ADR = 3746
CEFBS_IsThumb2, // t2ANDri = 3747
CEFBS_IsThumb2, // t2ANDrr = 3748
CEFBS_IsThumb2, // t2ANDrs = 3749
CEFBS_IsThumb2, // t2ASRri = 3750
CEFBS_IsThumb2, // t2ASRrr = 3751
CEFBS_IsThumb_HasV8MBaseline, // t2B = 3752
CEFBS_IsThumb2, // t2BFC = 3753
CEFBS_IsThumb2, // t2BFI = 3754
CEFBS_IsThumb2_HasV8_1MMainline_HasLOB, // t2BFLi = 3755
CEFBS_IsThumb2_HasV8_1MMainline_HasLOB, // t2BFLr = 3756
CEFBS_IsThumb2_HasV8_1MMainline_HasLOB, // t2BFi = 3757
CEFBS_IsThumb2_HasV8_1MMainline_HasLOB, // t2BFic = 3758
CEFBS_IsThumb2_HasV8_1MMainline_HasLOB, // t2BFr = 3759
CEFBS_IsThumb2, // t2BICri = 3760
CEFBS_IsThumb2, // t2BICrr = 3761
CEFBS_IsThumb2, // t2BICrs = 3762
CEFBS_IsThumb2_IsNotMClass, // t2BXJ = 3763
CEFBS_IsThumb2, // t2Bcc = 3764
CEFBS_IsThumb2_PreV8, // t2CDP = 3765
CEFBS_IsThumb2_PreV8, // t2CDP2 = 3766
CEFBS_IsThumb_HasV7Clrex, // t2CLREX = 3767
CEFBS_HasV8_1MMainline, // t2CLRM = 3768
CEFBS_IsThumb2, // t2CLZ = 3769
CEFBS_IsThumb2, // t2CMNri = 3770
CEFBS_IsThumb2, // t2CMNzrr = 3771
CEFBS_IsThumb2, // t2CMNzrs = 3772
CEFBS_IsThumb2, // t2CMPri = 3773
CEFBS_IsThumb2, // t2CMPrr = 3774
CEFBS_IsThumb2, // t2CMPrs = 3775
CEFBS_IsThumb2_IsNotMClass, // t2CPS1p = 3776
CEFBS_IsThumb2_IsNotMClass, // t2CPS2p = 3777
CEFBS_IsThumb2_IsNotMClass, // t2CPS3p = 3778
CEFBS_IsThumb2_HasV8_HasCRC, // t2CRC32B = 3779
CEFBS_IsThumb2_HasV8_HasCRC, // t2CRC32CB = 3780
CEFBS_IsThumb2_HasV8_HasCRC, // t2CRC32CH = 3781
CEFBS_IsThumb2_HasV8_HasCRC, // t2CRC32CW = 3782
CEFBS_IsThumb2_HasV8_HasCRC, // t2CRC32H = 3783
CEFBS_IsThumb2_HasV8_HasCRC, // t2CRC32W = 3784
CEFBS_HasV8_1MMainline, // t2CSEL = 3785
CEFBS_HasV8_1MMainline, // t2CSINC = 3786
CEFBS_HasV8_1MMainline, // t2CSINV = 3787
CEFBS_HasV8_1MMainline, // t2CSNEG = 3788
CEFBS_IsThumb2, // t2DBG = 3789
CEFBS_IsThumb2_HasV8, // t2DCPS1 = 3790
CEFBS_IsThumb2_HasV8, // t2DCPS2 = 3791
CEFBS_IsThumb2_HasV8, // t2DCPS3 = 3792
CEFBS_IsThumb2_HasV8_1MMainline_HasLOB, // t2DLS = 3793
CEFBS_IsThumb_HasDB, // t2DMB = 3794
CEFBS_IsThumb_HasDB, // t2DSB = 3795
CEFBS_IsThumb2, // t2EORri = 3796
CEFBS_IsThumb2, // t2EORrr = 3797
CEFBS_IsThumb2, // t2EORrs = 3798
CEFBS_IsThumb2, // t2HINT = 3799
CEFBS_IsThumb2_HasVirtualization, // t2HVC = 3800
CEFBS_IsThumb_HasDB, // t2ISB = 3801
CEFBS_IsThumb2, // t2IT = 3802
CEFBS_IsThumb2_HasVFP2, // t2Int_eh_sjlj_setjmp = 3803
CEFBS_IsThumb2, // t2Int_eh_sjlj_setjmp_nofp = 3804
CEFBS_IsThumb_HasAcquireRelease, // t2LDA = 3805
CEFBS_IsThumb_HasAcquireRelease, // t2LDAB = 3806
CEFBS_IsThumb_HasAcquireRelease_HasV7Clrex, // t2LDAEX = 3807
CEFBS_IsThumb_HasAcquireRelease_HasV7Clrex, // t2LDAEXB = 3808
CEFBS_IsThumb_HasAcquireRelease_HasV7Clrex_IsNotMClass, // t2LDAEXD = 3809
CEFBS_IsThumb_HasAcquireRelease_HasV7Clrex, // t2LDAEXH = 3810
CEFBS_IsThumb_HasAcquireRelease, // t2LDAH = 3811
CEFBS_PreV8_IsThumb2, // t2LDC2L_OFFSET = 3812
CEFBS_PreV8_IsThumb2, // t2LDC2L_OPTION = 3813
CEFBS_PreV8_IsThumb2, // t2LDC2L_POST = 3814
CEFBS_PreV8_IsThumb2, // t2LDC2L_PRE = 3815
CEFBS_PreV8_IsThumb2, // t2LDC2_OFFSET = 3816
CEFBS_PreV8_IsThumb2, // t2LDC2_OPTION = 3817
CEFBS_PreV8_IsThumb2, // t2LDC2_POST = 3818
CEFBS_PreV8_IsThumb2, // t2LDC2_PRE = 3819
CEFBS_IsThumb2, // t2LDCL_OFFSET = 3820
CEFBS_IsThumb2, // t2LDCL_OPTION = 3821
CEFBS_IsThumb2, // t2LDCL_POST = 3822
CEFBS_IsThumb2, // t2LDCL_PRE = 3823
CEFBS_IsThumb2, // t2LDC_OFFSET = 3824
CEFBS_IsThumb2, // t2LDC_OPTION = 3825
CEFBS_IsThumb2, // t2LDC_POST = 3826
CEFBS_IsThumb2, // t2LDC_PRE = 3827
CEFBS_IsThumb2, // t2LDMDB = 3828
CEFBS_IsThumb2, // t2LDMDB_UPD = 3829
CEFBS_IsThumb2, // t2LDMIA = 3830
CEFBS_IsThumb2, // t2LDMIA_UPD = 3831
CEFBS_IsThumb2, // t2LDRBT = 3832
CEFBS_IsThumb2, // t2LDRB_POST = 3833
CEFBS_IsThumb2, // t2LDRB_PRE = 3834
CEFBS_IsThumb2, // t2LDRBi12 = 3835
CEFBS_IsThumb2, // t2LDRBi8 = 3836
CEFBS_IsThumb2, // t2LDRBpci = 3837
CEFBS_IsThumb2, // t2LDRBs = 3838
CEFBS_IsThumb2, // t2LDRD_POST = 3839
CEFBS_IsThumb2, // t2LDRD_PRE = 3840
CEFBS_IsThumb2, // t2LDRDi8 = 3841
CEFBS_IsThumb_HasV8MBaseline, // t2LDREX = 3842
CEFBS_IsThumb_HasV8MBaseline, // t2LDREXB = 3843
CEFBS_IsThumb2_IsNotMClass, // t2LDREXD = 3844
CEFBS_IsThumb_HasV8MBaseline, // t2LDREXH = 3845
CEFBS_IsThumb2, // t2LDRHT = 3846
CEFBS_IsThumb2, // t2LDRH_POST = 3847
CEFBS_IsThumb2, // t2LDRH_PRE = 3848
CEFBS_IsThumb2, // t2LDRHi12 = 3849
CEFBS_IsThumb2, // t2LDRHi8 = 3850
CEFBS_IsThumb2, // t2LDRHpci = 3851
CEFBS_IsThumb2, // t2LDRHs = 3852
CEFBS_IsThumb2, // t2LDRSBT = 3853
CEFBS_IsThumb2, // t2LDRSB_POST = 3854
CEFBS_IsThumb2, // t2LDRSB_PRE = 3855
CEFBS_IsThumb2, // t2LDRSBi12 = 3856
CEFBS_IsThumb2, // t2LDRSBi8 = 3857
CEFBS_IsThumb2, // t2LDRSBpci = 3858
CEFBS_IsThumb2, // t2LDRSBs = 3859
CEFBS_IsThumb2, // t2LDRSHT = 3860
CEFBS_IsThumb2, // t2LDRSH_POST = 3861
CEFBS_IsThumb2, // t2LDRSH_PRE = 3862
CEFBS_IsThumb2, // t2LDRSHi12 = 3863
CEFBS_IsThumb2, // t2LDRSHi8 = 3864
CEFBS_IsThumb2, // t2LDRSHpci = 3865
CEFBS_IsThumb2, // t2LDRSHs = 3866
CEFBS_IsThumb2, // t2LDRT = 3867
CEFBS_IsThumb2, // t2LDR_POST = 3868
CEFBS_IsThumb2, // t2LDR_PRE = 3869
CEFBS_IsThumb2, // t2LDRi12 = 3870
CEFBS_IsThumb2, // t2LDRi8 = 3871
CEFBS_IsThumb2, // t2LDRpci = 3872
CEFBS_IsThumb2, // t2LDRs = 3873
CEFBS_IsThumb2_HasV8_1MMainline_HasLOB, // t2LE = 3874
CEFBS_IsThumb2_HasV8_1MMainline_HasLOB, // t2LEUpdate = 3875
CEFBS_IsThumb2, // t2LSLri = 3876
CEFBS_IsThumb2, // t2LSLrr = 3877
CEFBS_IsThumb2, // t2LSRri = 3878
CEFBS_IsThumb2, // t2LSRrr = 3879
CEFBS_IsThumb2, // t2MCR = 3880
CEFBS_IsThumb2_PreV8, // t2MCR2 = 3881
CEFBS_IsThumb2, // t2MCRR = 3882
CEFBS_IsThumb2_PreV8, // t2MCRR2 = 3883
CEFBS_IsThumb2, // t2MLA = 3884
CEFBS_IsThumb2, // t2MLS = 3885
CEFBS_IsThumb_HasV8MBaseline, // t2MOVTi16 = 3886
CEFBS_IsThumb2, // t2MOVi = 3887
CEFBS_IsThumb_HasV8MBaseline, // t2MOVi16 = 3888
CEFBS_IsThumb2, // t2MOVr = 3889
CEFBS_IsThumb2, // t2MOVsra_flag = 3890
CEFBS_IsThumb2, // t2MOVsrl_flag = 3891
CEFBS_IsThumb2, // t2MRC = 3892
CEFBS_IsThumb2_PreV8, // t2MRC2 = 3893
CEFBS_IsThumb2, // t2MRRC = 3894
CEFBS_IsThumb2_PreV8, // t2MRRC2 = 3895
CEFBS_IsThumb2_IsNotMClass, // t2MRS_AR = 3896
CEFBS_IsThumb_IsMClass, // t2MRS_M = 3897
CEFBS_IsThumb_HasVirtualization, // t2MRSbanked = 3898
CEFBS_IsThumb2_IsNotMClass, // t2MRSsys_AR = 3899
CEFBS_IsThumb2_IsNotMClass, // t2MSR_AR = 3900
CEFBS_IsThumb_IsMClass, // t2MSR_M = 3901
CEFBS_IsThumb_HasVirtualization, // t2MSRbanked = 3902
CEFBS_IsThumb2, // t2MUL = 3903
CEFBS_IsThumb2, // t2MVNi = 3904
CEFBS_IsThumb2, // t2MVNr = 3905
CEFBS_IsThumb2, // t2MVNs = 3906
CEFBS_IsThumb2, // t2ORNri = 3907
CEFBS_IsThumb2, // t2ORNrr = 3908
CEFBS_IsThumb2, // t2ORNrs = 3909
CEFBS_IsThumb2, // t2ORRri = 3910
CEFBS_IsThumb2, // t2ORRrr = 3911
CEFBS_IsThumb2, // t2ORRrs = 3912
CEFBS_HasDSP_IsThumb2, // t2PKHBT = 3913
CEFBS_HasDSP_IsThumb2, // t2PKHTB = 3914
CEFBS_IsThumb2_HasV7_HasMP, // t2PLDWi12 = 3915
CEFBS_IsThumb2_HasV7_HasMP, // t2PLDWi8 = 3916
CEFBS_IsThumb2_HasV7_HasMP, // t2PLDWs = 3917
CEFBS_IsThumb2, // t2PLDi12 = 3918
CEFBS_IsThumb2, // t2PLDi8 = 3919
CEFBS_IsThumb2, // t2PLDpci = 3920
CEFBS_IsThumb2, // t2PLDs = 3921
CEFBS_IsThumb2_HasV7, // t2PLIi12 = 3922
CEFBS_IsThumb2_HasV7, // t2PLIi8 = 3923
CEFBS_IsThumb2_HasV7, // t2PLIpci = 3924
CEFBS_IsThumb2_HasV7, // t2PLIs = 3925
CEFBS_IsThumb2_HasDSP, // t2QADD = 3926
CEFBS_IsThumb2_HasDSP, // t2QADD16 = 3927
CEFBS_IsThumb2_HasDSP, // t2QADD8 = 3928
CEFBS_IsThumb2_HasDSP, // t2QASX = 3929
CEFBS_IsThumb2_HasDSP, // t2QDADD = 3930
CEFBS_IsThumb2_HasDSP, // t2QDSUB = 3931
CEFBS_IsThumb2_HasDSP, // t2QSAX = 3932
CEFBS_IsThumb2_HasDSP, // t2QSUB = 3933
CEFBS_IsThumb2_HasDSP, // t2QSUB16 = 3934
CEFBS_IsThumb2_HasDSP, // t2QSUB8 = 3935
CEFBS_IsThumb2, // t2RBIT = 3936
CEFBS_IsThumb2, // t2REV = 3937
CEFBS_IsThumb2, // t2REV16 = 3938
CEFBS_IsThumb2, // t2REVSH = 3939
CEFBS_IsThumb2_IsNotMClass, // t2RFEDB = 3940
CEFBS_IsThumb2_IsNotMClass, // t2RFEDBW = 3941
CEFBS_IsThumb2_IsNotMClass, // t2RFEIA = 3942
CEFBS_IsThumb2_IsNotMClass, // t2RFEIAW = 3943
CEFBS_IsThumb2, // t2RORri = 3944
CEFBS_IsThumb2, // t2RORrr = 3945
CEFBS_IsThumb2, // t2RRX = 3946
CEFBS_IsThumb2, // t2RSBri = 3947
CEFBS_IsThumb2, // t2RSBrr = 3948
CEFBS_IsThumb2, // t2RSBrs = 3949
CEFBS_IsThumb2_HasDSP, // t2SADD16 = 3950
CEFBS_IsThumb2_HasDSP, // t2SADD8 = 3951
CEFBS_IsThumb2_HasDSP, // t2SASX = 3952
CEFBS_IsThumb2_HasSB, // t2SB = 3953
CEFBS_IsThumb2, // t2SBCri = 3954
CEFBS_IsThumb2, // t2SBCrr = 3955
CEFBS_IsThumb2, // t2SBCrs = 3956
CEFBS_IsThumb2, // t2SBFX = 3957
CEFBS_HasDivideInThumb_IsThumb_HasV8MBaseline, // t2SDIV = 3958
CEFBS_IsThumb2_HasDSP, // t2SEL = 3959
CEFBS_IsThumb2_HasV8_HasV8_1a, // t2SETPAN = 3960
CEFBS_Has8MSecExt, // t2SG = 3961
CEFBS_IsThumb2_HasDSP, // t2SHADD16 = 3962
CEFBS_IsThumb2_HasDSP, // t2SHADD8 = 3963
CEFBS_IsThumb2_HasDSP, // t2SHASX = 3964
CEFBS_IsThumb2_HasDSP, // t2SHSAX = 3965
CEFBS_IsThumb2_HasDSP, // t2SHSUB16 = 3966
CEFBS_IsThumb2_HasDSP, // t2SHSUB8 = 3967
CEFBS_IsThumb2_HasTrustZone, // t2SMC = 3968
CEFBS_IsThumb2_HasDSP, // t2SMLABB = 3969
CEFBS_IsThumb2_HasDSP, // t2SMLABT = 3970
CEFBS_IsThumb2_HasDSP, // t2SMLAD = 3971
CEFBS_IsThumb2_HasDSP, // t2SMLADX = 3972
CEFBS_IsThumb2, // t2SMLAL = 3973
CEFBS_IsThumb2_HasDSP, // t2SMLALBB = 3974
CEFBS_IsThumb2_HasDSP, // t2SMLALBT = 3975
CEFBS_IsThumb2_HasDSP, // t2SMLALD = 3976
CEFBS_IsThumb2_HasDSP, // t2SMLALDX = 3977
CEFBS_IsThumb2_HasDSP, // t2SMLALTB = 3978
CEFBS_IsThumb2_HasDSP, // t2SMLALTT = 3979
CEFBS_IsThumb2_HasDSP, // t2SMLATB = 3980
CEFBS_IsThumb2_HasDSP, // t2SMLATT = 3981
CEFBS_IsThumb2_HasDSP, // t2SMLAWB = 3982
CEFBS_IsThumb2_HasDSP, // t2SMLAWT = 3983
CEFBS_IsThumb2_HasDSP, // t2SMLSD = 3984
CEFBS_IsThumb2_HasDSP, // t2SMLSDX = 3985
CEFBS_IsThumb2_HasDSP, // t2SMLSLD = 3986
CEFBS_IsThumb2_HasDSP, // t2SMLSLDX = 3987
CEFBS_IsThumb2_HasDSP, // t2SMMLA = 3988
CEFBS_IsThumb2_HasDSP, // t2SMMLAR = 3989
CEFBS_IsThumb2_HasDSP, // t2SMMLS = 3990
CEFBS_IsThumb2_HasDSP, // t2SMMLSR = 3991
CEFBS_IsThumb2_HasDSP, // t2SMMUL = 3992
CEFBS_IsThumb2_HasDSP, // t2SMMULR = 3993
CEFBS_IsThumb2_HasDSP, // t2SMUAD = 3994
CEFBS_IsThumb2_HasDSP, // t2SMUADX = 3995
CEFBS_IsThumb2_HasDSP, // t2SMULBB = 3996
CEFBS_IsThumb2_HasDSP, // t2SMULBT = 3997
CEFBS_IsThumb2, // t2SMULL = 3998
CEFBS_IsThumb2_HasDSP, // t2SMULTB = 3999
CEFBS_IsThumb2_HasDSP, // t2SMULTT = 4000
CEFBS_IsThumb2_HasDSP, // t2SMULWB = 4001
CEFBS_IsThumb2_HasDSP, // t2SMULWT = 4002
CEFBS_IsThumb2_HasDSP, // t2SMUSD = 4003
CEFBS_IsThumb2_HasDSP, // t2SMUSDX = 4004
CEFBS_IsThumb2_IsNotMClass, // t2SRSDB = 4005
CEFBS_IsThumb2_IsNotMClass, // t2SRSDB_UPD = 4006
CEFBS_IsThumb2_IsNotMClass, // t2SRSIA = 4007
CEFBS_IsThumb2_IsNotMClass, // t2SRSIA_UPD = 4008
CEFBS_IsThumb2, // t2SSAT = 4009
CEFBS_IsThumb2_HasDSP, // t2SSAT16 = 4010
CEFBS_IsThumb2_HasDSP, // t2SSAX = 4011
CEFBS_IsThumb2_HasDSP, // t2SSUB16 = 4012
CEFBS_IsThumb2_HasDSP, // t2SSUB8 = 4013
CEFBS_PreV8_IsThumb2, // t2STC2L_OFFSET = 4014
CEFBS_PreV8_IsThumb2, // t2STC2L_OPTION = 4015
CEFBS_PreV8_IsThumb2, // t2STC2L_POST = 4016
CEFBS_PreV8_IsThumb2, // t2STC2L_PRE = 4017
CEFBS_PreV8_IsThumb2, // t2STC2_OFFSET = 4018
CEFBS_PreV8_IsThumb2, // t2STC2_OPTION = 4019
CEFBS_PreV8_IsThumb2, // t2STC2_POST = 4020
CEFBS_PreV8_IsThumb2, // t2STC2_PRE = 4021
CEFBS_IsThumb2, // t2STCL_OFFSET = 4022
CEFBS_IsThumb2, // t2STCL_OPTION = 4023
CEFBS_IsThumb2, // t2STCL_POST = 4024
CEFBS_IsThumb2, // t2STCL_PRE = 4025
CEFBS_IsThumb2, // t2STC_OFFSET = 4026
CEFBS_IsThumb2, // t2STC_OPTION = 4027
CEFBS_IsThumb2, // t2STC_POST = 4028
CEFBS_IsThumb2, // t2STC_PRE = 4029
CEFBS_IsThumb_HasAcquireRelease, // t2STL = 4030
CEFBS_IsThumb_HasAcquireRelease, // t2STLB = 4031
CEFBS_IsThumb_HasAcquireRelease_HasV7Clrex, // t2STLEX = 4032
CEFBS_IsThumb_HasAcquireRelease_HasV7Clrex, // t2STLEXB = 4033
CEFBS_IsThumb_HasAcquireRelease_HasV7Clrex_IsNotMClass, // t2STLEXD = 4034
CEFBS_IsThumb_HasAcquireRelease_HasV7Clrex, // t2STLEXH = 4035
CEFBS_IsThumb_HasAcquireRelease, // t2STLH = 4036
CEFBS_IsThumb2, // t2STMDB = 4037
CEFBS_IsThumb2, // t2STMDB_UPD = 4038
CEFBS_IsThumb2, // t2STMIA = 4039
CEFBS_IsThumb2, // t2STMIA_UPD = 4040
CEFBS_IsThumb2, // t2STRBT = 4041
CEFBS_IsThumb2, // t2STRB_POST = 4042
CEFBS_IsThumb2, // t2STRB_PRE = 4043
CEFBS_IsThumb2, // t2STRBi12 = 4044
CEFBS_IsThumb2, // t2STRBi8 = 4045
CEFBS_IsThumb2, // t2STRBs = 4046
CEFBS_IsThumb2, // t2STRD_POST = 4047
CEFBS_IsThumb2, // t2STRD_PRE = 4048
CEFBS_IsThumb2, // t2STRDi8 = 4049
CEFBS_IsThumb_HasV8MBaseline, // t2STREX = 4050
CEFBS_IsThumb_HasV8MBaseline, // t2STREXB = 4051
CEFBS_IsThumb2_IsNotMClass, // t2STREXD = 4052
CEFBS_IsThumb_HasV8MBaseline, // t2STREXH = 4053
CEFBS_IsThumb2, // t2STRHT = 4054
CEFBS_IsThumb2, // t2STRH_POST = 4055
CEFBS_IsThumb2, // t2STRH_PRE = 4056
CEFBS_IsThumb2, // t2STRHi12 = 4057
CEFBS_IsThumb2, // t2STRHi8 = 4058
CEFBS_IsThumb2, // t2STRHs = 4059
CEFBS_IsThumb2, // t2STRT = 4060
CEFBS_IsThumb2, // t2STR_POST = 4061
CEFBS_IsThumb2, // t2STR_PRE = 4062
CEFBS_IsThumb2, // t2STRi12 = 4063
CEFBS_IsThumb2, // t2STRi8 = 4064
CEFBS_IsThumb2, // t2STRs = 4065
CEFBS_IsThumb2_IsNotMClass, // t2SUBS_PC_LR = 4066
CEFBS_IsThumb2, // t2SUBri = 4067
CEFBS_IsThumb2, // t2SUBri12 = 4068
CEFBS_IsThumb2, // t2SUBrr = 4069
CEFBS_IsThumb2, // t2SUBrs = 4070
CEFBS_HasDSP_IsThumb2, // t2SXTAB = 4071
CEFBS_HasDSP_IsThumb2, // t2SXTAB16 = 4072
CEFBS_HasDSP_IsThumb2, // t2SXTAH = 4073
CEFBS_IsThumb2, // t2SXTB = 4074
CEFBS_HasDSP_IsThumb2, // t2SXTB16 = 4075
CEFBS_IsThumb2, // t2SXTH = 4076
CEFBS_IsThumb2, // t2TBB = 4077
CEFBS_IsThumb2, // t2TBH = 4078
CEFBS_IsThumb2, // t2TEQri = 4079
CEFBS_IsThumb2, // t2TEQrr = 4080
CEFBS_IsThumb2, // t2TEQrs = 4081
CEFBS_IsThumb_HasV8_4a, // t2TSB = 4082
CEFBS_IsThumb2, // t2TSTri = 4083
CEFBS_IsThumb2, // t2TSTrr = 4084
CEFBS_IsThumb2, // t2TSTrs = 4085
CEFBS_IsThumb_Has8MSecExt, // t2TT = 4086
CEFBS_IsThumb_Has8MSecExt, // t2TTA = 4087
CEFBS_IsThumb_Has8MSecExt, // t2TTAT = 4088
CEFBS_IsThumb_Has8MSecExt, // t2TTT = 4089
CEFBS_IsThumb2_HasDSP, // t2UADD16 = 4090
CEFBS_IsThumb2_HasDSP, // t2UADD8 = 4091
CEFBS_IsThumb2_HasDSP, // t2UASX = 4092
CEFBS_IsThumb2, // t2UBFX = 4093
CEFBS_IsThumb2, // t2UDF = 4094
CEFBS_HasDivideInThumb_IsThumb_HasV8MBaseline, // t2UDIV = 4095
CEFBS_IsThumb2_HasDSP, // t2UHADD16 = 4096
CEFBS_IsThumb2_HasDSP, // t2UHADD8 = 4097
CEFBS_IsThumb2_HasDSP, // t2UHASX = 4098
CEFBS_IsThumb2_HasDSP, // t2UHSAX = 4099
CEFBS_IsThumb2_HasDSP, // t2UHSUB16 = 4100
CEFBS_IsThumb2_HasDSP, // t2UHSUB8 = 4101
CEFBS_IsThumb2_HasDSP, // t2UMAAL = 4102
CEFBS_IsThumb2, // t2UMLAL = 4103
CEFBS_IsThumb2, // t2UMULL = 4104
CEFBS_IsThumb2_HasDSP, // t2UQADD16 = 4105
CEFBS_IsThumb2_HasDSP, // t2UQADD8 = 4106
CEFBS_IsThumb2_HasDSP, // t2UQASX = 4107
CEFBS_IsThumb2_HasDSP, // t2UQSAX = 4108
CEFBS_IsThumb2_HasDSP, // t2UQSUB16 = 4109
CEFBS_IsThumb2_HasDSP, // t2UQSUB8 = 4110
CEFBS_IsThumb2_HasDSP, // t2USAD8 = 4111
CEFBS_IsThumb2_HasDSP, // t2USADA8 = 4112
CEFBS_IsThumb2, // t2USAT = 4113
CEFBS_IsThumb2_HasDSP, // t2USAT16 = 4114
CEFBS_IsThumb2_HasDSP, // t2USAX = 4115
CEFBS_IsThumb2_HasDSP, // t2USUB16 = 4116
CEFBS_IsThumb2_HasDSP, // t2USUB8 = 4117
CEFBS_HasDSP_IsThumb2, // t2UXTAB = 4118
CEFBS_HasDSP_IsThumb2, // t2UXTAB16 = 4119
CEFBS_HasDSP_IsThumb2, // t2UXTAH = 4120
CEFBS_IsThumb2, // t2UXTB = 4121
CEFBS_HasDSP_IsThumb2, // t2UXTB16 = 4122
CEFBS_IsThumb2, // t2UXTH = 4123
CEFBS_IsThumb2_HasV8_1MMainline_HasLOB, // t2WLS = 4124
CEFBS_IsThumb, // tADC = 4125
CEFBS_IsThumb, // tADDhirr = 4126
CEFBS_IsThumb, // tADDi3 = 4127
CEFBS_IsThumb, // tADDi8 = 4128
CEFBS_IsThumb, // tADDrSP = 4129
CEFBS_IsThumb, // tADDrSPi = 4130
CEFBS_IsThumb, // tADDrr = 4131
CEFBS_IsThumb, // tADDspi = 4132
CEFBS_IsThumb, // tADDspr = 4133
CEFBS_IsThumb, // tADR = 4134
CEFBS_IsThumb, // tAND = 4135
CEFBS_IsThumb, // tASRri = 4136
CEFBS_IsThumb, // tASRrr = 4137
CEFBS_IsThumb, // tB = 4138
CEFBS_IsThumb, // tBIC = 4139
CEFBS_IsThumb, // tBKPT = 4140
CEFBS_IsThumb, // tBL = 4141
CEFBS_IsThumb_Has8MSecExt, // tBLXNSr = 4142
CEFBS_IsThumb_HasV5T_IsNotMClass, // tBLXi = 4143
CEFBS_IsThumb_HasV5T, // tBLXr = 4144
CEFBS_IsThumb, // tBX = 4145
CEFBS_IsThumb_Has8MSecExt, // tBXNS = 4146
CEFBS_IsThumb, // tBcc = 4147
CEFBS_IsThumb_HasV8MBaseline, // tCBNZ = 4148
CEFBS_IsThumb_HasV8MBaseline, // tCBZ = 4149
CEFBS_IsThumb, // tCMNz = 4150
CEFBS_IsThumb, // tCMPhir = 4151
CEFBS_IsThumb, // tCMPi8 = 4152
CEFBS_IsThumb, // tCMPr = 4153
CEFBS_IsThumb, // tCPS = 4154
CEFBS_IsThumb, // tEOR = 4155
CEFBS_IsThumb_HasV6M, // tHINT = 4156
CEFBS_IsThumb_HasV8, // tHLT = 4157
CEFBS_IsThumb, // tInt_WIN_eh_sjlj_longjmp = 4158
CEFBS_IsThumb, // tInt_eh_sjlj_longjmp = 4159
CEFBS_IsThumb, // tInt_eh_sjlj_setjmp = 4160
CEFBS_IsThumb, // tLDMIA = 4161
CEFBS_IsThumb, // tLDRBi = 4162
CEFBS_IsThumb, // tLDRBr = 4163
CEFBS_IsThumb, // tLDRHi = 4164
CEFBS_IsThumb, // tLDRHr = 4165
CEFBS_IsThumb, // tLDRSB = 4166
CEFBS_IsThumb, // tLDRSH = 4167
CEFBS_IsThumb, // tLDRi = 4168
CEFBS_IsThumb, // tLDRpci = 4169
CEFBS_IsThumb, // tLDRr = 4170
CEFBS_IsThumb, // tLDRspi = 4171
CEFBS_IsThumb, // tLSLri = 4172
CEFBS_IsThumb, // tLSLrr = 4173
CEFBS_IsThumb, // tLSRri = 4174
CEFBS_IsThumb, // tLSRrr = 4175
CEFBS_IsThumb, // tMOVSr = 4176
CEFBS_IsThumb, // tMOVi8 = 4177
CEFBS_IsThumb, // tMOVr = 4178
CEFBS_IsThumb, // tMUL = 4179
CEFBS_IsThumb, // tMVN = 4180
CEFBS_IsThumb, // tORR = 4181
CEFBS_IsThumb, // tPICADD = 4182
CEFBS_IsThumb, // tPOP = 4183
CEFBS_IsThumb, // tPUSH = 4184
CEFBS_IsThumb_HasV6, // tREV = 4185
CEFBS_IsThumb_HasV6, // tREV16 = 4186
CEFBS_IsThumb_HasV6, // tREVSH = 4187
CEFBS_IsThumb, // tROR = 4188
CEFBS_IsThumb, // tRSB = 4189
CEFBS_IsThumb, // tSBC = 4190
CEFBS_IsThumb_IsNotMClass, // tSETEND = 4191
CEFBS_IsThumb, // tSTMIA_UPD = 4192
CEFBS_IsThumb, // tSTRBi = 4193
CEFBS_IsThumb, // tSTRBr = 4194
CEFBS_IsThumb, // tSTRHi = 4195
CEFBS_IsThumb, // tSTRHr = 4196
CEFBS_IsThumb, // tSTRi = 4197
CEFBS_IsThumb, // tSTRr = 4198
CEFBS_IsThumb, // tSTRspi = 4199
CEFBS_IsThumb, // tSUBi3 = 4200
CEFBS_IsThumb, // tSUBi8 = 4201
CEFBS_IsThumb, // tSUBrr = 4202
CEFBS_IsThumb, // tSUBspi = 4203
CEFBS_IsThumb, // tSVC = 4204
CEFBS_IsThumb_HasV6, // tSXTB = 4205
CEFBS_IsThumb_HasV6, // tSXTH = 4206
CEFBS_IsThumb, // tTRAP = 4207
CEFBS_IsThumb, // tTST = 4208
CEFBS_IsThumb, // tUDF = 4209
CEFBS_IsThumb_HasV6, // tUXTB = 4210
CEFBS_IsThumb_HasV6, // tUXTH = 4211
CEFBS_IsThumb, // t__brkdiv0 = 4212
};
assert(Inst.getOpcode() < 4213);
const FeatureBitset &RequiredFeatures = FeatureBitsets[RequiredFeaturesRefs[Inst.getOpcode()]];
FeatureBitset MissingFeatures =
(AvailableFeatures & RequiredFeatures) ^
RequiredFeatures;
if (MissingFeatures.any()) {
std::ostringstream Msg;
Msg << "Attempting to emit " << MCII.getName(Inst.getOpcode()).str()
<< " instruction but the ";
for (unsigned i = 0, e = MissingFeatures.size(); i != e; ++i)
if (MissingFeatures.test(i))
Msg << SubtargetFeatureNames[i] << " ";
Msg << "predicate(s) are not met";
report_fatal_error(Msg.str());
}
#else
// Silence unused variable warning on targets that don't use MCII for other purposes (e.g. BPF).
(void)MCII;
#endif // NDEBUG
}
#endif
|