|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/ARM/ARMGenAsmMatcher.inc10305 { 54 /* asr */, ARM::tASRri, Convert__Reg1_2__CCOut1_0__Reg1_2__ImmThumbSR1_3__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_ImmThumbSR }, },
10312 { 54 /* asr */, ARM::tASRri, Convert__Reg1_2__CCOut1_0__Reg1_3__ImmThumbSR1_4__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR, MCK_ImmThumbSR }, },
gen/lib/Target/ARM/ARMGenDAGISel.inc27700 /* 59863*/ OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
27722 /* 59933*/ OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
27748 /* 60011*/ OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
27770 /* 60081*/ OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
33015 /* 72670*/ OPC_MorphNodeTo1, TARGET_VAL(ARM::tASRri), 0,
gen/lib/Target/ARM/ARMGenMCCodeEmitter.inc 6703 case ARM::tASRri:
lib/Target/ARM/ARMBaseInstrInfo.cpp 630 case ARM::tASRri: // ASR (immediate) T1
2850 case ARM::tASRri:
lib/Target/ARM/ARMFastISel.cpp 2644 /* 1 bit sext */ { { ARM::tASRri , 0, ARM_AM::no_shift, 31 },
2646 /* 8 bit sext */ { { ARM::tASRri , 0, ARM_AM::no_shift, 24 },
2648 /* 16 bit sext */ { { ARM::tASRri , 0, ARM_AM::no_shift, 16 },
lib/Target/ARM/ARMFeatures.h 33 case ARM::tASRri:
lib/Target/ARM/AsmParser/ARMAsmParser.cpp 9508 case ARM::t2ASRri: NewOpc = ARM::tASRri; break;
9592 case ARM_AM::asr: newOpc = isNarrow ? ARM::tASRri : ARM::t2ASRri; break;
lib/Target/ARM/Thumb2SizeReduction.cpp 89 { ARM::t2ASRri, ARM::tASRri, 0, 5, 0, 1, 0, 0,0, 1,0,1 },