|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/ARM/ARMGenAsmMatcher.inc11401 { 1647 /* sxtb */, ARM::t2SXTB, Convert__Reg1_1__Reg1_2__imm_95_0__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR }, },
11403 { 1647 /* sxtb */, ARM::t2SXTB, Convert__Reg1_2__Reg1_3__imm_95_0__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR }, },
11404 { 1647 /* sxtb */, ARM::t2SXTB, Convert__Reg1_1__Reg1_2__RotImm1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_RotImm }, },
11406 { 1647 /* sxtb */, ARM::t2SXTB, Convert__Reg1_2__Reg1_3__RotImm1_4__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_RotImm }, },
gen/lib/Target/ARM/ARMGenDAGISel.inc35489 /* 78244*/ OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTB), 0,
35547 /* 78372*/ OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTB), 0,
gen/lib/Target/ARM/ARMGenMCCodeEmitter.inc 6259 case ARM::t2SXTB:
lib/Target/ARM/ARMFastISel.cpp 2664 /* 8 bit sext */ { { ARM::t2SXTB , 0, ARM_AM::no_shift, 0 },
2901 { { ARM::SXTB, ARM::t2SXTB }, 0, 0, MVT::i8 },
lib/Target/ARM/ARMInstructionSelector.cpp 302 STORE_OPCODE(SEXT8, SXTB);
lib/Target/ARM/AsmParser/ARMAsmParser.cpp 9985 case ARM::t2SXTB:
9998 case ARM::t2SXTB: NewOpc = ARM::tSXTB; break;
lib/Target/ARM/Thumb2SizeReduction.cpp 122 { ARM::t2SXTB, ARM::tSXTB, 0, 0, 0, 1, 0, 1,0, 0,1,0 },
695 case ARM::t2SXTB:
942 MCID.getOpcode() == ARM::t2SXTB ||