|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/ARM/ARMGenAsmMatcher.inc10609 { 544 /* ldr */, ARM::t2LDRpci, Convert__Reg1_1__Imm1_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_Imm }, },
10619 { 544 /* ldr */, ARM::t2LDRpci, Convert__Reg1_2__Imm1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPR, MCK_Imm }, },
gen/lib/Target/ARM/ARMGenDAGISel.inc27794 /* 60128*/ OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
gen/lib/Target/ARM/ARMGenMCCodeEmitter.inc 7537 case ARM::t2LDRpci: {
lib/Target/ARM/ARMBaseInstrInfo.cpp 1748 if (Opcode == ARM::t2LDRpci ||
lib/Target/ARM/ARMBasicBlockInfo.cpp 34 case ARM::t2LDRpci:
lib/Target/ARM/ARMConstantIslandPass.cpp 810 case ARM::t2LDRpci:
1785 case ARM::t2LDRpci:
lib/Target/ARM/ARMExpandPseudoInsts.cpp 1449 ? ARM::tLDRpci : ARM::t2LDRpci;
lib/Target/ARM/ARMFastISel.cpp 520 TII.get(ARM::t2LDRpci), ResultReg)
593 unsigned Opc = IsPositionIndependent ? ARM::t2LDRpci_pic : ARM::t2LDRpci;
2968 unsigned Opc = isThumb2 ? ARM::t2LDRpci : ARM::LDRcp;
lib/Target/ARM/ARMISelLowering.cpp 9379 BuildMI(*MBB, MI, dl, TII->get(ARM::t2LDRpci), NewVReg1)
lib/Target/ARM/ARMInstructionSelector.cpp 331 ConstPoolLoad = isThumb ? ARM::t2LDRpci : ARM::LDRi12;
633 MIB->getOpcode() == ARM::t2LDRpci) &&
lib/Target/ARM/AsmParser/ARMAsmParser.cpp 8329 Inst.setOpcode(ARM::t2LDRpci);
8355 TmpInst.setOpcode(ARM::t2LDRpci);
lib/Target/ARM/Disassembler/ARMDisassembler.cpp 3780 Inst.setOpcode(ARM::t2LDRpci);
3856 Inst.setOpcode(ARM::t2LDRpci);
3937 Inst.setOpcode(ARM::t2LDRpci);
4011 Inst.setOpcode(ARM::t2LDRpci);
4290 Inst.setOpcode(ARM::t2LDRpci);
lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp 208 return HasThumb2 ? (unsigned)ARM::t2LDRpci : Op;
lib/Target/ARM/ThumbRegisterInfo.cpp 94 BuildMI(MBB, MBBI, dl, TII.get(ARM::t2LDRpci))