|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
Overridden By
lib/Target/AArch64/AArch64ISelLowering.cpp 1125 bool AArch64TargetLowering::allowsMisalignedMemoryAccesses(
lib/Target/AMDGPU/R600ISelLowering.cpp 1668 bool R600TargetLowering::allowsMisalignedMemoryAccesses(
lib/Target/AMDGPU/SIISelLowering.cpp 1291 bool SITargetLowering::allowsMisalignedMemoryAccesses(
lib/Target/ARM/ARMISelLowering.cpp14568 bool ARMTargetLowering::allowsMisalignedMemoryAccesses(EVT VT, unsigned,
lib/Target/Hexagon/HexagonISelLowering.cpp 3194 bool HexagonTargetLowering::allowsMisalignedMemoryAccesses(
lib/Target/Mips/Mips16ISelLowering.cpp 158 bool Mips16TargetLowering::allowsMisalignedMemoryAccesses(
lib/Target/Mips/MipsSEISelLowering.cpp 423 bool MipsSETargetLowering::allowsMisalignedMemoryAccesses(
lib/Target/PowerPC/PPCISelLowering.cpp14910 bool PPCTargetLowering::allowsMisalignedMemoryAccesses(EVT VT,
lib/Target/SystemZ/SystemZISelLowering.cpp 798 bool SystemZTargetLowering::allowsMisalignedMemoryAccesses(
lib/Target/WebAssembly/WebAssemblyISelLowering.cpp 530 bool WebAssemblyTargetLowering::allowsMisalignedMemoryAccesses(
lib/Target/X86/X86ISelLowering.cpp 2141 bool X86TargetLowering::allowsMisalignedMemoryAccesses(
References
include/llvm/CodeGen/BasicTTIImpl.h 204 return getTLI()->allowsMisalignedMemoryAccesses(
lib/CodeGen/CodeGenPrepare.cpp 6365 if (!TLI.allowsMisalignedMemoryAccesses(
lib/CodeGen/GlobalISel/CombinerHelper.cpp 863 TLI.allowsMisalignedMemoryAccesses(
lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp 7300 !TLI.allowsMisalignedMemoryAccesses(LVT, SrcAS) ||
7301 !TLI.allowsMisalignedMemoryAccesses(LVT, DstAS))
lib/CodeGen/SelectionDAG/TargetLowering.cpp 201 !allowsMisalignedMemoryAccesses(VT, DstAS, DstAlign))
253 allowsMisalignedMemoryAccesses(VT, DstAS, DstAlign,
lib/CodeGen/TargetLoweringBase.cpp 1537 return allowsMisalignedMemoryAccesses(VT, AddrSpace, Alignment, Flags, Fast);
lib/Target/AArch64/AArch64FastISel.cpp 1787 if (!TLI.allowsMisalignedMemoryAccesses(VT))
2113 if (!TLI.allowsMisalignedMemoryAccesses(VT))
lib/Target/AMDGPU/AMDGPUISelLowering.cpp 2866 if (!allowsMisalignedMemoryAccesses(
2919 if (!allowsMisalignedMemoryAccesses(