|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenDAGISel.inc97512 /*220185*/ /*SwitchOpcode*/ 58|128,2/*314*/, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->220503
gen/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc48515 /*104418*/ /*SwitchOpcode*/ 25|128,3/*409*/, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->104831
gen/lib/Target/AMDGPU/R600GenDAGISel.inc 7309 /* 28253*/ /*SwitchOpcode*/ 113, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->28369
gen/lib/Target/NVPTX/NVPTXGenDAGISel.inc56376 /*120456*/ /*SwitchOpcode*/ 111|128,3/*495*/, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->120955
gen/lib/Target/PowerPC/PPCGenDAGISel.inc22331 /* 55344*/ /*SwitchOpcode*/ 79, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->55426
gen/lib/Target/RISCV/RISCVGenDAGISel.inc10073 /* 18576*/ /*SwitchOpcode*/ 89|128,3/*473*/, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->19053
gen/lib/Target/SystemZ/SystemZGenDAGISel.inc20688 /* 38852*/ /*SwitchOpcode*/ 44, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->38899
include/llvm/CodeGen/SelectionDAGNodes.h 1417 N->getOpcode() == ISD::ATOMIC_LOAD_MIN ||
1474 N->getOpcode() == ISD::ATOMIC_LOAD_MIN ||
lib/CodeGen/SelectionDAG/LegalizeDAG.cpp 3787 case ISD::ATOMIC_LOAD_MIN:
lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp 173 case ISD::ATOMIC_LOAD_MIN:
1723 case ISD::ATOMIC_LOAD_MIN:
lib/CodeGen/SelectionDAG/SelectionDAG.cpp 599 case ISD::ATOMIC_LOAD_MIN:
6524 Opcode == ISD::ATOMIC_LOAD_MIN ||
lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp 4600 case AtomicRMWInst::Min: NT = ISD::ATOMIC_LOAD_MIN; break;
lib/CodeGen/SelectionDAG/SelectionDAGDumper.cpp 94 case ISD::ATOMIC_LOAD_MIN: return "AtomicLoadMin";
lib/CodeGen/TargetLoweringBase.cpp 468 OP_TO_LIBCALL(ISD::ATOMIC_LOAD_MIN, SYNC_FETCH_AND_MIN)
lib/Target/AMDGPU/SIISelLowering.cpp 743 setTargetDAGCombine(ISD::ATOMIC_LOAD_MIN);
9983 case ISD::ATOMIC_LOAD_MIN:
lib/Target/ARM/ARMISelLowering.cpp 1235 setOperationAction(ISD::ATOMIC_LOAD_MIN, MVT::i32, Expand);
lib/Target/AVR/AVRISelLowering.cpp 138 setOperationAction(ISD::ATOMIC_LOAD_MIN, VT, Expand);
lib/Target/Mips/Mips16ISelLowering.cpp 139 setOperationAction(ISD::ATOMIC_LOAD_MIN, MVT::i32, Expand);
lib/Target/SystemZ/SystemZISelLowering.cpp 228 setOperationAction(ISD::ATOMIC_LOAD_MIN, MVT::i32, Custom);
4998 case ISD::ATOMIC_LOAD_MIN:
lib/Target/X86/X86ISelLowering.cpp28428 case ISD::ATOMIC_LOAD_MIN: