1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002
4003
4004
4005
4006
4007
4008
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049
4050
4051
4052
4053
4054
4055
4056
4057
4058
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069
4070
4071
4072
4073
4074
4075
4076
4077
4078
4079
4080
4081
4082
4083
4084
4085
4086
4087
4088
4089
4090
4091
4092
4093
4094
4095
4096
4097
4098
4099
4100
4101
4102
4103
4104
4105
4106
4107
4108
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
4133
4134
4135
4136
4137
4138
4139
4140
4141
4142
4143
4144
4145
4146
4147
4148
4149
4150
4151
4152
4153
4154
4155
4156
4157
4158
4159
4160
4161
4162
4163
4164
4165
4166
4167
4168
4169
4170
4171
4172
4173
4174
4175
4176
4177
4178
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195
4196
4197
4198
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208
4209
4210
4211
4212
4213
4214
4215
4216
4217
4218
4219
4220
4221
4222
4223
4224
4225
4226
4227
4228
4229
4230
4231
4232
4233
4234
4235
4236
4237
4238
4239
4240
4241
4242
4243
4244
4245
4246
4247
4248
4249
4250
4251
4252
4253
4254
4255
4256
4257
4258
4259
4260
4261
4262
4263
4264
4265
4266
4267
4268
4269
4270
4271
4272
4273
4274
4275
4276
4277
4278
4279
4280
4281
4282
4283
4284
4285
4286
4287
4288
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
4319
4320
4321
4322
4323
4324
4325
4326
4327
4328
4329
4330
4331
4332
4333
4334
4335
4336
4337
4338
4339
4340
4341
4342
4343
4344
4345
4346
4347
4348
4349
4350
4351
4352
4353
4354
4355
4356
4357
4358
4359
4360
4361
4362
4363
4364
4365
4366
4367
4368
4369
4370
4371
4372
4373
4374
4375
4376
4377
4378
4379
4380
4381
4382
4383
4384
4385
4386
4387
4388
4389
4390
4391
4392
4393
4394
4395
4396
4397
4398
4399
4400
4401
4402
4403
4404
4405
4406
4407
4408
4409
4410
4411
4412
4413
4414
4415
4416
4417
4418
4419
4420
4421
4422
4423
4424
4425
4426
4427
4428
4429
4430
4431
4432
4433
4434
4435
4436
4437
4438
4439
4440
4441
4442
4443
4444
4445
4446
4447
4448
4449
4450
4451
4452
4453
4454
4455
4456
4457
4458
4459
4460
4461
4462
4463
4464
4465
4466
4467
4468
4469
4470
4471
4472
4473
4474
4475
4476
4477
4478
4479
4480
4481
4482
4483
4484
4485
4486
4487
4488
4489
4490
4491
4492
4493
4494
4495
4496
4497
4498
4499
4500
4501
4502
4503
4504
4505
4506
4507
4508
4509
4510
4511
4512
4513
4514
4515
4516
4517
4518
4519
4520
4521
4522
4523
4524
4525
4526
4527
4528
4529
4530
4531
4532
4533
4534
4535
4536
4537
4538
4539
4540
4541
4542
4543
4544
4545
4546
4547
4548
4549
4550
4551
4552
4553
4554
4555
4556
4557
4558
4559
4560
4561
4562
4563
4564
4565
4566
4567
4568
4569
4570
4571
4572
4573
4574
4575
4576
4577
4578
4579
4580
4581
4582
4583
4584
4585
4586
4587
4588
4589
4590
4591
4592
4593
4594
4595
4596
4597
4598
4599
4600
4601
4602
4603
4604
4605
4606
4607
4608
4609
4610
4611
4612
4613
4614
4615
4616
4617
4618
4619
4620
4621
4622
4623
4624
4625
4626
4627
4628
4629
4630
4631
4632
4633
4634
4635
4636
4637
4638
4639
4640
4641
4642
4643
4644
4645
4646
4647
4648
4649
4650
4651
4652
4653
4654
4655
4656
4657
4658
4659
4660
4661
4662
4663
4664
4665
4666
4667
4668
4669
4670
4671
4672
4673
4674
4675
4676
4677
4678
4679
4680
4681
4682
4683
4684
4685
4686
4687
4688
4689
4690
4691
4692
4693
4694
4695
4696
4697
4698
4699
4700
4701
4702
4703
4704
4705
4706
4707
4708
4709
4710
4711
4712
4713
4714
4715
4716
4717
4718
4719
4720
4721
4722
4723
4724
4725
4726
4727
4728
4729
4730
4731
4732
4733
4734
4735
4736
4737
4738
4739
4740
4741
4742
4743
4744
4745
4746
4747
4748
4749
4750
4751
4752
4753
4754
4755
4756
4757
4758
4759
4760
4761
4762
4763
4764
4765
4766
4767
4768
4769
4770
4771
4772
4773
4774
4775
4776
4777
4778
4779
4780
4781
4782
4783
4784
4785
4786
4787
4788
4789
4790
4791
4792
4793
4794
4795
4796
4797
4798
4799
4800
4801
4802
4803
4804
4805
4806
4807
4808
4809
4810
4811
4812
4813
4814
4815
4816
4817
4818
4819
4820
4821
4822
4823
4824
4825
4826
4827
4828
4829
4830
4831
4832
4833
4834
4835
4836
4837
4838
4839
4840
4841
4842
4843
4844
4845
4846
4847
4848
4849
4850
4851
4852
4853
4854
4855
4856
4857
4858
4859
4860
4861
4862
4863
4864
4865
4866
4867
4868
4869
4870
4871
4872
4873
4874
4875
4876
4877
4878
4879
4880
4881
4882
4883
4884
4885
4886
4887
4888
4889
4890
4891
4892
4893
4894
4895
4896
4897
4898
4899
4900
4901
4902
4903
4904
4905
4906
4907
4908
4909
4910
4911
4912
4913
4914
4915
4916
4917
4918
4919
4920
4921
4922
4923
4924
4925
4926
4927
4928
4929
4930
4931
4932
4933
4934
4935
4936
4937
4938
4939
4940
4941
4942
4943
4944
4945
4946
4947
4948
4949
4950
4951
4952
4953
4954
4955
4956
4957
4958
4959
4960
4961
4962
4963
4964
4965
4966
4967
4968
4969
4970
4971
4972
4973
4974
4975
4976
4977
4978
4979
4980
4981
4982
4983
4984
4985
4986
4987
4988
4989
4990
4991
4992
4993
4994
4995
4996
4997
4998
4999
5000
5001
5002
5003
5004
5005
5006
5007
5008
5009
5010
5011
5012
5013
5014
5015
5016
5017
5018
5019
5020
5021
5022
5023
5024
5025
5026
5027
5028
5029
5030
5031
5032
5033
5034
5035
5036
5037
5038
5039
5040
5041
5042
5043
5044
5045
5046
5047
5048
5049
5050
5051
5052
5053
5054
5055
5056
5057
5058
5059
5060
5061
5062
5063
5064
5065
5066
5067
5068
5069
5070
5071
5072
5073
5074
5075
5076
5077
5078
5079
5080
5081
5082
5083
5084
5085
5086
5087
5088
5089
5090
5091
5092
5093
5094
5095
5096
5097
5098
5099
5100
5101
5102
5103
5104
5105
5106
5107
5108
5109
5110
5111
5112
5113
5114
5115
5116
5117
5118
5119
5120
5121
5122
5123
5124
5125
5126
5127
5128
5129
5130
5131
5132
5133
5134
5135
5136
5137
5138
5139
5140
5141
5142
5143
5144
5145
5146
5147
5148
5149
5150
5151
5152
5153
5154
5155
5156
5157
5158
5159
5160
5161
5162
5163
5164
5165
5166
5167
5168
5169
5170
5171
5172
5173
5174
5175
5176
5177
5178
5179
5180
5181
5182
5183
5184
5185
5186
5187
5188
5189
5190
5191
5192
5193
5194
5195
5196
5197
5198
5199
5200
5201
5202
5203
5204
5205
5206
5207
5208
5209
5210
5211
5212
5213
5214
5215
5216
5217
5218
5219
5220
5221
5222
5223
5224
5225
5226
5227
5228
5229
5230
5231
5232
5233
5234
5235
5236
5237
5238
5239
5240
5241
5242
5243
5244
5245
5246
5247
5248
5249
5250
5251
5252
5253
5254
5255
5256
5257
5258
5259
5260
5261
5262
5263
5264
5265
5266
5267
5268
5269
5270
5271
5272
5273
5274
5275
5276
5277
5278
5279
5280
5281
5282
5283
5284
5285
5286
5287
5288
5289
5290
5291
5292
5293
5294
5295
5296
5297
5298
5299
5300
5301
5302
5303
5304
5305
5306
5307
5308
5309
5310
5311
5312
5313
5314
5315
5316
5317
5318
5319
5320
5321
5322
5323
5324
5325
5326
5327
5328
5329
5330
5331
5332
5333
5334
5335
5336
5337
5338
5339
5340
5341
5342
5343
5344
5345
5346
5347
5348
5349
5350
5351
5352
5353
5354
5355
5356
5357
5358
5359
5360
5361
5362
5363
5364
5365
5366
5367
5368
5369
5370
5371
5372
5373
5374
5375
5376
5377
5378
5379
5380
5381
5382
5383
5384
5385
5386
5387
5388
5389
5390
5391
5392
5393
5394
5395
5396
5397
5398
5399
5400
5401
5402
5403
5404
5405
5406
5407
5408
5409
5410
5411
5412
5413
5414
5415
5416
5417
5418
5419
5420
5421
5422
5423
5424
5425
5426
5427
5428
5429
5430
5431
5432
5433
5434
5435
5436
5437
5438
5439
5440
5441
5442
5443
5444
5445
5446
5447
5448
5449
5450
5451
5452
5453
5454
5455
5456
5457
5458
5459
5460
5461
5462
5463
5464
5465
5466
5467
5468
5469
5470
5471
5472
5473
5474
5475
5476
5477
5478
5479
5480
5481
5482
5483
5484
5485
5486
5487
5488
5489
5490
5491
5492
5493
5494
5495
5496
5497
5498
5499
5500
5501
5502
5503
5504
5505
5506
5507
5508
5509
5510
5511
5512
5513
5514
5515
5516
5517
5518
5519
5520
5521
5522
5523
5524
5525
5526
5527
5528
5529
5530
5531
5532
5533
5534
5535
5536
5537
5538
5539
5540
5541
5542
5543
5544
5545
5546
5547
5548
5549
5550
5551
5552
5553
5554
5555
5556
5557
5558
5559
5560
5561
5562
5563
5564
5565
5566
5567
5568
5569
5570
5571
5572
5573
5574
5575
5576
5577
5578
5579
5580
5581
5582
5583
5584
5585
5586
5587
5588
5589
5590
5591
5592
5593
5594
5595
5596
5597
5598
5599
5600
5601
5602
5603
5604
5605
5606
5607
5608
5609
5610
5611
5612
5613
5614
5615
5616
5617
5618
5619
5620
5621
5622
5623
5624
5625
5626
5627
5628
5629
5630
5631
5632
5633
5634
5635
5636
5637
5638
5639
5640
5641
5642
5643
5644
5645
5646
5647
5648
5649
5650
5651
5652
5653
5654
5655
5656
5657
5658
5659
5660
5661
5662
5663
5664
5665
5666
5667
5668
5669
5670
5671
5672
5673
5674
5675
5676
5677
5678
5679
5680
5681
5682
5683
5684
5685
5686
5687
5688
5689
5690
5691
5692
5693
5694
5695
5696
5697
5698
5699
5700
5701
5702
5703
5704
5705
5706
5707
5708
5709
5710
5711
5712
5713
5714
5715
5716
5717
5718
5719
5720
5721
5722
5723
5724
5725
5726
5727
5728
5729
5730
5731
5732
5733
5734
5735
5736
5737
5738
5739
5740
5741
5742
5743
5744
5745
5746
5747
5748
5749
5750
5751
5752
5753
5754
5755
5756
5757
5758
5759
5760
5761
5762
5763
5764
5765
5766
5767
5768
5769
5770
5771
5772
5773
5774
5775
5776
5777
5778
5779
5780
5781
5782
5783
5784
5785
5786
5787
5788
5789
5790
5791
5792
5793
5794
5795
5796
5797
5798
5799
5800
5801
5802
5803
5804
5805
5806
5807
5808
5809
5810
5811
5812
5813
5814
5815
5816
5817
5818
5819
5820
5821
5822
5823
5824
5825
5826
5827
5828
5829
5830
5831
5832
5833
5834
5835
5836
5837
5838
5839
5840
5841
5842
5843
5844
5845
5846
5847
5848
5849
5850
5851
5852
5853
5854
5855
5856
5857
5858
5859
5860
5861
5862
5863
5864
5865
5866
5867
5868
5869
5870
5871
5872
5873
5874
5875
5876
5877
5878
5879
5880
5881
5882
5883
5884
5885
5886
5887
5888
5889
5890
5891
5892
5893
5894
5895
5896
5897
5898
5899
5900
5901
5902
5903
5904
5905
5906
5907
5908
5909
5910
5911
5912
5913
5914
5915
5916
5917
5918
5919
5920
5921
5922
5923
5924
5925
5926
5927
5928
5929
5930
5931
5932
5933
5934
5935
5936
5937
5938
5939
5940
5941
5942
5943
5944
5945
5946
5947
5948
5949
5950
5951
5952
5953
5954
5955
5956
5957
5958
5959
5960
5961
5962
5963
5964
5965
5966
5967
5968
5969
5970
5971
5972
5973
5974
5975
5976
5977
5978
5979
5980
5981
5982
5983
5984
5985
5986
5987
5988
5989
5990
5991
5992
5993
5994
5995
5996
5997
5998
5999
6000
6001
6002
6003
6004
6005
6006
6007
6008
6009
6010
6011
6012
6013
6014
6015
6016
6017
6018
6019
6020
6021
6022
6023
6024
6025
6026
6027
6028
6029
6030
6031
6032
6033
6034
6035
6036
6037
6038
6039
6040
6041
6042
6043
6044
6045
6046
6047
6048
6049
6050
6051
6052
6053
6054
6055
6056
6057
6058
6059
6060
6061
6062
6063
6064
6065
6066
6067
6068
6069
6070
6071
6072
6073
6074
6075
6076
6077
6078
6079
6080
6081
6082
6083
6084
6085
6086
6087
6088
6089
6090
6091
6092
6093
6094
6095
6096
6097
6098
6099
6100
6101
6102
6103
6104
6105
6106
6107
6108
6109
6110
6111
6112
6113
6114
6115
6116
6117
6118
6119
6120
6121
6122
6123
6124
6125
6126
6127
6128
6129
6130
6131
6132
6133
6134
6135
6136
6137
6138
6139
6140
6141
6142
6143
6144
6145
6146
6147
6148
6149
6150
6151
6152
6153
6154
6155
6156
6157
6158
6159
6160
6161
6162
6163
6164
6165
6166
6167
6168
6169
6170
6171
6172
6173
6174
6175
6176
6177
6178
6179
6180
6181
6182
6183
6184
6185
6186
6187
6188
6189
6190
6191
6192
6193
6194
6195
6196
6197
6198
6199
6200
6201
6202
6203
6204
6205
6206
6207
6208
6209
6210
6211
6212
6213
6214
6215
6216
6217
6218
6219
6220
6221
6222
6223
6224
6225
6226
6227
6228
6229
6230
6231
6232
6233
6234
6235
6236
6237
6238
6239
6240
6241
6242
6243
6244
6245
6246
6247
6248
6249
6250
6251
6252
6253
6254
6255
6256
6257
6258
6259
6260
6261
6262
6263
6264
6265
6266
6267
6268
6269
6270
6271
6272
6273
6274
6275
6276
6277
6278
6279
6280
6281
6282
6283
6284
6285
6286
6287
6288
6289
6290
6291
6292
6293
6294
6295
6296
6297
6298
6299
6300
6301
6302
6303
6304
6305
6306
6307
6308
6309
6310
6311
6312
6313
6314
6315
6316
6317
6318
6319
6320
6321
6322
6323
6324
6325
6326
6327
6328
6329
6330
6331
6332
6333
6334
6335
6336
6337
6338
6339
6340
6341
6342
6343
6344
6345
6346
6347
6348
6349
6350
6351
6352
6353
6354
6355
6356
6357
6358
6359
6360
6361
6362
6363
6364
6365
6366
6367
6368
6369
6370
6371
6372
6373
6374
6375
6376
6377
6378
6379
6380
6381
6382
6383
6384
6385
6386
6387
6388
6389
6390
6391
6392
6393
6394
6395
6396
6397
6398
6399
6400
6401
6402
6403
6404
6405
6406
6407
6408
6409
6410
6411
6412
6413
6414
6415
6416
6417
6418
6419
6420
6421
6422
6423
6424
6425
6426
6427
6428
6429
6430
6431
6432
6433
6434
6435
6436
6437
6438
6439
6440
6441
6442
6443
6444
6445
6446
6447
6448
6449
6450
6451
6452
6453
6454
6455
6456
6457
6458
6459
6460
6461
6462
6463
6464
6465
6466
6467
6468
6469
6470
6471
6472
6473
6474
6475
6476
6477
6478
6479
6480
6481
6482
6483
6484
6485
6486
6487
6488
6489
6490
6491
6492
6493
6494
6495
6496
6497
6498
6499
6500
6501
6502
6503
6504
6505
6506
6507
6508
6509
6510
6511
6512
6513
6514
6515
6516
6517
6518
6519
6520
6521
6522
6523
6524
6525
6526
6527
6528
6529
6530
6531
6532
6533
6534
6535
6536
6537
6538
6539
6540
6541
6542
6543
6544
6545
6546
6547
6548
6549
6550
6551
6552
6553
6554
6555
6556
6557
6558
6559
6560
6561
6562
6563
6564
6565
6566
6567
6568
6569
6570
6571
6572
6573
6574
6575
6576
6577
6578
6579
6580
6581
6582
6583
6584
6585
6586
6587
6588
6589
6590
6591
6592
6593
6594
6595
6596
6597
6598
6599
6600
6601
6602
6603
6604
6605
6606
6607
6608
6609
6610
6611
6612
6613
6614
6615
6616
6617
6618
6619
6620
6621
6622
6623
6624
6625
6626
6627
6628
6629
6630
6631
6632
6633
6634
6635
6636
6637
6638
6639
6640
6641
6642
6643
6644
6645
6646
6647
6648
6649
6650
6651
6652
6653
6654
6655
6656
6657
6658
6659
6660
6661
6662
6663
6664
6665
6666
6667
6668
6669
6670
6671
6672
6673
6674
6675
6676
6677
6678
6679
6680
6681
6682
6683
6684
6685
6686
6687
6688
6689
6690
6691
6692
6693
6694
6695
6696
6697
6698
6699
6700
6701
6702
6703
6704
6705
6706
6707
6708
6709
6710
6711
6712
6713
6714
6715
6716
6717
6718
6719
6720
6721
6722
6723
6724
6725
6726
6727
6728
6729
6730
6731
6732
6733
6734
6735
6736
6737
6738
6739
6740
6741
6742
6743
6744
6745
6746
6747
6748
6749
6750
6751
6752
6753
6754
6755
6756
6757
6758
6759
6760
6761
6762
6763
6764
6765
6766
6767
6768
6769
6770
6771
6772
6773
6774
6775
6776
6777
6778
6779
6780
6781
6782
6783
6784
6785
6786
6787
6788
6789
6790
6791
6792
6793
6794
6795
6796
6797
6798
6799
6800
6801
6802
6803
6804
6805
6806
6807
6808
6809
6810
6811
6812
6813
6814
6815
6816
6817
6818
6819
6820
6821
6822
6823
6824
6825
6826
6827
6828
6829
6830
6831
6832
6833
6834
6835
6836
6837
6838
6839
6840
6841
6842
6843
6844
6845
6846
6847
6848
6849
6850
6851
6852
6853
6854
6855
6856
6857
6858
6859
6860
6861
6862
6863
6864
6865
6866
6867
6868
6869
6870
6871
6872
6873
6874
6875
6876
6877
6878
6879
6880
6881
6882
6883
6884
6885
6886
6887
6888
6889
6890
6891
6892
6893
6894
6895
6896
6897
6898
6899
6900
6901
6902
6903
6904
6905
6906
6907
6908
6909
6910
6911
6912
6913
6914
6915
6916
6917
6918
6919
6920
6921
6922
6923
6924
6925
6926
6927
6928
6929
6930
6931
6932
6933
6934
6935
6936
6937
6938
6939
6940
6941
6942
6943
6944
6945
6946
6947
6948
6949
6950
6951
6952
6953
6954
6955
6956
6957
6958
6959
6960
6961
6962
6963
6964
6965
6966
6967
6968
6969
6970
6971
6972
6973
6974
6975
6976
6977
6978
6979
6980
6981
6982
6983
6984
6985
6986
6987
6988
6989
6990
6991
6992
6993
6994
6995
6996
6997
6998
6999
7000
7001
7002
7003
7004
7005
7006
7007
7008
7009
7010
7011
7012
7013
7014
7015
7016
7017
7018
7019
7020
7021
7022
7023
7024
7025
7026
7027
7028
7029
7030
7031
7032
7033
7034
7035
7036
7037
7038
7039
7040
7041
7042
7043
7044
7045
7046
7047
7048
7049
7050
7051
7052
7053
7054
7055
7056
7057
7058
7059
7060
7061
7062
7063
7064
7065
7066
7067
7068
7069
7070
7071
7072
7073
7074
7075
7076
7077
7078
7079
7080
7081
7082
7083
7084
7085
7086
7087
7088
7089
7090
7091
7092
7093
7094
7095
7096
7097
7098
7099
7100
7101
7102
7103
7104
7105
7106
7107
7108
7109
7110
7111
7112
7113
7114
7115
7116
7117
7118
7119
7120
7121
7122
7123
7124
7125
7126
7127
7128
7129
7130
7131
7132
7133
7134
7135
7136
7137
7138
7139
7140
7141
7142
7143
7144
7145
7146
7147
7148
7149
7150
7151
7152
7153
7154
7155
7156
7157
7158
7159
7160
7161
7162
7163
7164
7165
7166
7167
7168
7169
7170
7171
7172
7173
7174
7175
7176
7177
7178
7179
7180
7181
7182
7183
7184
7185
7186
7187
7188
7189
7190
7191
7192
7193
7194
7195
7196
7197
7198
7199
7200
7201
7202
7203
7204
7205
7206
7207
7208
7209
7210
7211
7212
7213
7214
7215
7216
7217
7218
7219
7220
7221
7222
7223
7224
7225
7226
7227
7228
7229
7230
7231
7232
7233
7234
7235
7236
7237
7238
7239
7240
7241
7242
7243
7244
7245
7246
7247
7248
7249
7250
7251
7252
7253
7254
7255
7256
7257
7258
7259
7260
7261
7262
7263
7264
7265
7266
7267
7268
7269
7270
7271
7272
7273
7274
7275
7276
7277
7278
7279
7280
7281
7282
7283
7284
7285
7286
7287
7288
7289
7290
7291
7292
7293
7294
7295
7296
7297
7298
7299
7300
7301
7302
7303
7304
7305
7306
7307
7308
7309
7310
7311
7312
7313
7314
7315
7316
7317
7318
7319
7320
7321
7322
7323
7324
7325
7326
7327
7328
7329
7330
7331
7332
7333
7334
7335
7336
7337
7338
7339
7340
7341
7342
7343
7344
7345
7346
7347
7348
7349
7350
7351
7352
7353
7354
7355
7356
7357
7358
7359
7360
7361
7362
7363
7364
7365
7366
7367
7368
7369
7370
7371
7372
7373
7374
7375
7376
7377
7378
7379
7380
7381
7382
7383
7384
7385
7386
7387
7388
7389
7390
7391
7392
7393
7394
7395
7396
7397
7398
7399
7400
7401
7402
7403
7404
7405
7406
7407
7408
7409
7410
7411
7412
7413
7414
7415
7416
7417
7418
7419
7420
7421
7422
7423
7424
7425
7426
7427
7428
7429
7430
7431
7432
7433
7434
7435
7436
7437
7438
7439
7440
7441
7442
7443
7444
7445
7446
7447
7448
7449
7450
7451
7452
7453
7454
7455
7456
7457
7458
7459
7460
7461
7462
7463
7464
7465
7466
7467
7468
7469
7470
7471
7472
7473
7474
7475
7476
7477
7478
7479
7480
7481
7482
7483
7484
7485
7486
7487
7488
7489
7490
7491
7492
7493
7494
7495
7496
7497
7498
7499
7500
7501
7502
7503
7504
7505
7506
7507
7508
7509
7510
7511
7512
7513
7514
7515
7516
7517
7518
7519
7520
7521
7522
7523
7524
7525
7526
7527
7528
7529
7530
7531
7532
7533
7534
7535
7536
7537
7538
7539
7540
7541
7542
7543
7544
7545
7546
7547
7548
7549
7550
7551
7552
7553
7554
7555
7556
7557
7558
7559
7560
7561
7562
7563
7564
7565
7566
7567
7568
7569
7570
7571
7572
7573
7574
7575
7576
7577
7578
7579
7580
7581
7582
7583
7584
7585
7586
7587
7588
7589
7590
7591
7592
7593
7594
7595
7596
7597
7598
7599
7600
7601
7602
7603
7604
7605
7606
7607
7608
7609
7610
7611
7612
7613
7614
7615
7616
7617
7618
7619
7620
7621
7622
7623
7624
7625
7626
7627
7628
7629
7630
7631
7632
7633
7634
7635
7636
7637
7638
7639
7640
7641
7642
7643
7644
7645
7646
7647
7648
7649
7650
7651
7652
7653
7654
7655
7656
7657
7658
7659
7660
7661
7662
7663
7664
7665
7666
7667
7668
7669
7670
7671
7672
7673
7674
7675
7676
7677
7678
7679
7680
7681
7682
7683
7684
7685
7686
7687
7688
7689
7690
7691
7692
7693
7694
7695
7696
7697
7698
7699
7700
7701
7702
7703
7704
7705
7706
7707
7708
7709
7710
7711
7712
7713
7714
7715
7716
7717
7718
7719
7720
7721
7722
7723
7724
7725
7726
7727
7728
7729
7730
7731
7732
7733
7734
7735
7736
7737
7738
7739
7740
7741
7742
7743
7744
7745
7746
7747
7748
7749
7750
7751
7752
7753
7754
7755
7756
7757
7758
7759
7760
7761
7762
7763
7764
7765
7766
7767
7768
7769
7770
7771
7772
7773
7774
7775
7776
7777
7778
7779
7780
7781
7782
7783
7784
7785
7786
7787
7788
7789
7790
7791
7792
7793
7794
7795
7796
7797
7798
7799
7800
7801
7802
7803
7804
7805
7806
7807
7808
7809
7810
7811
7812
7813
7814
7815
7816
7817
7818
7819
7820
7821
7822
7823
7824
7825
7826
7827
7828
7829
7830
7831
7832
7833
7834
7835
7836
7837
7838
7839
7840
7841
7842
7843
7844
7845
7846
7847
7848
7849
7850
7851
7852
7853
7854
7855
7856
7857
7858
7859
7860
7861
7862
7863
7864
7865
7866
7867
7868
7869
7870
7871
7872
7873
7874
7875
7876
7877
7878
7879
7880
7881
7882
7883
7884
7885
7886
7887
7888
7889
7890
7891
7892
7893
7894
7895
7896
7897
7898
7899
7900
7901
7902
7903
7904
7905
7906
7907
7908
7909
7910
7911
7912
7913
7914
7915
7916
7917
7918
7919
7920
7921
7922
7923
7924
7925
7926
7927
7928
7929
7930
7931
7932
7933
7934
7935
7936
7937
7938
7939
7940
7941
7942
7943
7944
7945
7946
7947
7948
7949
7950
7951
7952
7953
7954
7955
7956
7957
7958
7959
7960
7961
7962
7963
7964
7965
7966
7967
7968
7969
7970
7971
7972
7973
7974
7975
7976
7977
7978
7979
7980
7981
7982
7983
7984
7985
7986
7987
7988
7989
7990
7991
7992
7993
7994
7995
7996
7997
7998
7999
8000
8001
8002
8003
8004
8005
8006
8007
8008
8009
8010
8011
8012
8013
8014
8015
8016
8017
8018
8019
8020
8021
8022
8023
8024
8025
8026
8027
8028
8029
8030
8031
8032
8033
8034
8035
8036
8037
8038
8039
8040
8041
8042
8043
8044
8045
8046
8047
8048
8049
8050
8051
8052
8053
8054
8055
8056
8057
8058
8059
8060
8061
8062
8063
8064
8065
8066
8067
8068
8069
8070
8071
8072
8073
8074
8075
8076
8077
8078
8079
8080
8081
8082
8083
8084
8085
8086
8087
8088
8089
8090
8091
8092
8093
8094
8095
8096
8097
8098
8099
8100
8101
8102
8103
8104
8105
8106
8107
8108
8109
8110
8111
8112
8113
8114
8115
8116
8117
8118
8119
8120
8121
8122
8123
8124
8125
8126
8127
8128
8129
8130
8131
8132
8133
8134
8135
8136
8137
8138
8139
8140
8141
8142
8143
8144
8145
8146
8147
8148
8149
8150
8151
8152
8153
8154
8155
8156
8157
8158
8159
8160
8161
8162
8163
8164
8165
8166
8167
8168
8169
8170
8171
8172
8173
8174
8175
8176
8177
8178
8179
8180
8181
8182
8183
8184
8185
8186
8187
8188
8189
8190
8191
8192
8193
8194
8195
8196
8197
8198
8199
8200
8201
8202
8203
8204
8205
8206
8207
8208
8209
8210
8211
8212
8213
8214
8215
8216
8217
8218
8219
8220
8221
8222
8223
8224
8225
8226
8227
8228
8229
8230
8231
8232
8233
8234
8235
8236
8237
8238
8239
8240
8241
8242
8243
8244
8245
8246
8247
8248
8249
8250
8251
8252
8253
8254
8255
8256
8257
8258
8259
8260
8261
8262
8263
8264
8265
8266
8267
8268
8269
8270
8271
8272
8273
8274
8275
8276
8277
8278
8279
8280
8281
8282
8283
8284
8285
8286
8287
8288
8289
8290
8291
8292
8293
8294
8295
8296
8297
8298
8299
8300
8301
8302
8303
8304
8305
8306
8307
8308
8309
8310
8311
8312
8313
8314
8315
8316
8317
8318
8319
8320
8321
8322
8323
8324
8325
8326
8327
8328
8329
8330
8331
8332
8333
8334
8335
8336
8337
8338
8339
8340
8341
8342
8343
8344
8345
8346
8347
8348
8349
8350
8351
8352
8353
8354
8355
8356
8357
8358
8359
8360
8361
8362
8363
8364
8365
8366
8367
8368
8369
8370
8371
8372
8373
8374
8375
8376
8377
8378
8379
8380
8381
8382
8383
8384
8385
8386
8387
8388
8389
8390
8391
8392
8393
8394
8395
8396
8397
8398
8399
8400
8401
8402
8403
8404
8405
8406
8407
8408
8409
8410
8411
8412
8413
8414
8415
8416
8417
8418
8419
8420
8421
8422
8423
8424
8425
8426
8427
8428
8429
8430
8431
8432
8433
8434
8435
8436
8437
8438
8439
8440
8441
8442
8443
8444
8445
8446
8447
8448
8449
8450
8451
8452
8453
8454
8455
8456
8457
8458
8459
8460
8461
8462
8463
8464
8465
8466
8467
8468
8469
8470
8471
8472
8473
8474
8475
8476
8477
8478
8479
8480
8481
8482
8483
8484
8485
8486
8487
8488
8489
8490
8491
8492
8493
8494
8495
8496
8497
8498
8499
8500
8501
8502
8503
8504
8505
8506
8507
8508
8509
8510
8511
8512
8513
8514
8515
8516
8517
8518
8519
8520
8521
8522
8523
8524
8525
8526
8527
8528
8529
8530
8531
8532
8533
8534
8535
8536
8537
8538
8539
8540
8541
8542
8543
8544
8545
8546
8547
8548
8549
8550
8551
8552
8553
8554
8555
8556
8557
8558
8559
8560
8561
8562
8563
8564
8565
8566
8567
8568
8569
8570
8571
8572
8573
8574
8575
8576
8577
8578
8579
8580
8581
8582
8583
8584
8585
8586
8587
8588
8589
8590
8591
8592
8593
8594
8595
8596
8597
8598
8599
8600
8601
8602
8603
8604
8605
8606
8607
8608
8609
8610
8611
8612
8613
8614
8615
8616
8617
8618
8619
8620
8621
8622
8623
8624
8625
8626
8627
8628
8629
8630
8631
8632
8633
8634
8635
8636
8637
8638
8639
8640
8641
8642
8643
8644
8645
8646
8647
8648
8649
8650
8651
8652
8653
8654
8655
8656
8657
8658
8659
8660
8661
8662
8663
8664
8665
8666
8667
8668
8669
8670
8671
8672
8673
8674
8675
8676
8677
8678
8679
8680
8681
8682
8683
8684
8685
8686
8687
8688
8689
8690
8691
8692
8693
8694
8695
8696
8697
8698
8699
8700
8701
8702
8703
8704
8705
8706
8707
8708
8709
8710
8711
8712
8713
8714
8715
8716
8717
8718
8719
8720
8721
8722
8723
8724
8725
8726
8727
8728
8729
8730
8731
8732
8733
8734
8735
8736
8737
8738
8739
8740
8741
8742
8743
8744
8745
8746
8747
8748
8749
8750
8751
8752
8753
8754
8755
8756
8757
8758
8759
8760
8761
8762
8763
8764
8765
8766
8767
8768
8769
8770
8771
8772
8773
8774
8775
8776
8777
8778
8779
8780
8781
8782
8783
8784
8785
8786
8787
8788
8789
8790
8791
8792
8793
8794
8795
8796
8797
8798
8799
8800
8801
8802
8803
8804
8805
8806
8807
8808
8809
8810
8811
8812
8813
8814
8815
8816
8817
8818
8819
8820
8821
8822
8823
8824
8825
8826
8827
8828
8829
8830
8831
8832
8833
8834
8835
8836
8837
8838
8839
8840
8841
8842
8843
8844
8845
8846
8847
8848
8849
8850
8851
8852
8853
8854
8855
8856
8857
8858
8859
8860
8861
8862
8863
8864
8865
8866
8867
8868
8869
8870
8871
8872
8873
8874
8875
8876
8877
8878
8879
8880
8881
8882
8883
8884
8885
8886
8887
8888
8889
8890
8891
8892
8893
8894
8895
8896
8897
8898
8899
8900
8901
8902
8903
8904
8905
8906
8907
8908
8909
8910
8911
8912
8913
8914
8915
8916
8917
8918
8919
8920
8921
8922
8923
8924
8925
8926
8927
8928
8929
8930
8931
8932
8933
8934
8935
8936
8937
8938
8939
8940
8941
8942
8943
8944
8945
8946
8947
8948
8949
8950
8951
8952
8953
8954
8955
8956
8957
8958
8959
8960
8961
8962
8963
8964
8965
8966
8967
8968
8969
8970
8971
8972
8973
8974
8975
8976
8977
8978
8979
8980
8981
8982
8983
8984
8985
8986
8987
8988
8989
8990
8991
8992
8993
8994
8995
8996
8997
8998
8999
9000
9001
9002
9003
9004
9005
9006
9007
9008
9009
9010
9011
9012
9013
9014
9015
9016
9017
9018
9019
9020
9021
9022
9023
9024
9025
9026
9027
9028
9029
9030
9031
9032
9033
9034
9035
9036
9037
9038
9039
9040
9041
9042
9043
9044
9045
9046
9047
9048
9049
9050
9051
9052
9053
9054
9055
9056
9057
9058
9059
9060
9061
9062
9063
9064
9065
9066
9067
9068
9069
9070
9071
9072
9073
9074
9075
9076
9077
9078
9079
9080
9081
9082
9083
9084
9085
9086
9087
9088
9089
9090
9091
9092
9093
9094
9095
9096
9097
9098
9099
9100
9101
9102
9103
9104
9105
9106
9107
9108
9109
9110
9111
9112
9113
9114
9115
9116
9117
9118
9119
9120
9121
9122
9123
9124
9125
9126
9127
9128
9129
9130
9131
9132
9133
9134
9135
9136
9137
9138
9139
9140
9141
9142
9143
9144
9145
9146
9147
9148
9149
9150
9151
9152
9153
9154
9155
9156
9157
9158
9159
9160
9161
9162
9163
9164
9165
9166
9167
9168
9169
9170
9171
9172
9173
9174
9175
9176
9177
9178
9179
9180
9181
9182
9183
9184
9185
9186
9187
9188
9189
9190
9191
9192
9193
9194
9195
9196
9197
9198
9199
9200
9201
9202
9203
9204
9205
9206
9207
9208
9209
9210
9211
9212
9213
9214
9215
9216
9217
9218
9219
9220
9221
9222
9223
9224
9225
9226
9227
9228
9229
9230
9231
9232
9233
9234
9235
9236
9237
9238
9239
9240
9241
9242
9243
9244
9245
9246
9247
9248
9249
9250
9251
9252
9253
9254
9255
9256
9257
9258
9259
9260
9261
9262
9263
9264
9265
9266
9267
9268
9269
9270
9271
9272
9273
9274
9275
9276
9277
9278
9279
9280
9281
9282
9283
9284
9285
9286
9287
9288
9289
9290
9291
9292
9293
9294
9295
9296
9297
9298
9299
9300
9301
9302
9303
9304
9305
9306
9307
9308
9309
9310
9311
9312
9313
9314
9315
9316
9317
9318
9319
9320
9321
9322
9323
9324
9325
9326
9327
9328
9329
9330
9331
9332
9333
9334
9335
9336
9337
9338
9339
9340
9341
9342
9343
9344
9345
9346
9347
9348
9349
9350
9351
9352
9353
9354
9355
9356
9357
9358
9359
9360
9361
9362
9363
9364
9365
9366
9367
9368
9369
9370
9371
9372
9373
9374
9375
9376
9377
9378
9379
9380
9381
9382
9383
9384
9385
9386
9387
9388
9389
9390
9391
9392
9393
9394
9395
9396
9397
9398
9399
9400
9401
9402
9403
9404
9405
9406
9407
9408
9409
9410
9411
9412
9413
9414
9415
9416
9417
9418
9419
9420
9421
9422
9423
9424
9425
9426
9427
9428
9429
9430
9431
9432
9433
9434
9435
9436
9437
9438
9439
9440
9441
9442
9443
9444
9445
9446
9447
9448
9449
9450
9451
9452
9453
9454
9455
9456
9457
9458
9459
9460
9461
9462
9463
9464
9465
9466
9467
9468
9469
9470
9471
9472
9473
9474
9475
9476
9477
9478
9479
9480
9481
9482
9483
9484
9485
9486
9487
9488
9489
9490
9491
9492
9493
9494
9495
9496
9497
9498
9499
9500
9501
9502
9503
9504
9505
9506
9507
9508
9509
9510
9511
9512
9513
9514
9515
9516
9517
9518
9519
9520
9521
9522
9523
9524
9525
9526
9527
9528
9529
9530
9531
9532
9533
9534
9535
9536
9537
9538
9539
9540
9541
9542
9543
9544
9545
9546
9547
9548
9549
9550
9551
9552
9553
9554
9555
9556
9557
9558
9559
9560
9561
9562
9563
9564
9565
9566
9567
9568
9569
9570
9571
9572
9573
9574
9575
9576
9577
9578
9579
9580
9581
9582
9583
9584
9585
9586
9587
9588
9589
9590
9591
9592
9593
9594
9595
9596
9597
9598
9599
9600
9601
9602
9603
9604
9605
9606
9607
9608
9609
9610
9611
9612
9613
9614
9615
9616
9617
9618
9619
9620
9621
9622
9623
9624
9625
9626
9627
9628
9629
9630
9631
9632
9633
9634
9635
9636
9637
9638
9639
9640
9641
9642
9643
9644
9645
9646
9647
9648
9649
9650
9651
9652
9653
9654
9655
9656
9657
9658
9659
9660
9661
9662
9663
9664
9665
9666
9667
9668
9669
9670
9671
9672
9673
9674
9675
9676
9677
9678
9679
9680
9681
9682
9683
9684
9685
9686
9687
9688
9689
9690
9691
9692
9693
9694
9695
9696
9697
9698
9699
9700
9701
9702
9703
9704
9705
9706
9707
9708
9709
9710
9711
9712
9713
9714
9715
9716
9717
9718
9719
9720
9721
9722
9723
9724
9725
9726
9727
9728
9729
9730
9731
9732
9733
9734
9735
9736
9737
9738
9739
9740
9741
9742
9743
9744
9745
9746
9747
9748
9749
9750
9751
9752
9753
9754
9755
9756
9757
9758
9759
9760
9761
9762
9763
9764
9765
9766
9767
9768
9769
9770
9771
9772
9773
9774
9775
9776
9777
9778
9779
9780
9781
9782
9783
9784
9785
9786
9787
9788
9789
9790
9791
9792
9793
9794
9795
9796
9797
9798
9799
9800
9801
9802
9803
9804
9805
9806
9807
9808
9809
9810
9811
9812
9813
9814
9815
9816
9817
9818
9819
9820
9821
9822
9823
9824
9825
9826
9827
9828
9829
9830
9831
9832
9833
9834
9835
9836
9837
9838
9839
9840
9841
9842
9843
9844
9845
9846
9847
9848
9849
9850
9851
9852
9853
9854
9855
9856
9857
9858
9859
9860
9861
9862
9863
9864
9865
9866
9867
9868
9869
9870
9871
9872
9873
9874
9875
9876
9877
9878
9879
9880
9881
9882
9883
9884
9885
9886
9887
9888
9889
9890
9891
9892
9893
9894
9895
9896
9897
9898
9899
9900
9901
9902
9903
9904
9905
9906
9907
9908
9909
9910
9911
9912
9913
9914
9915
9916
9917
9918
9919
9920
9921
9922
9923
9924
9925
9926
9927
9928
9929
9930
9931
9932
9933
9934
9935
9936
9937
9938
9939
9940
9941
9942
9943
9944
9945
9946
9947
9948
9949
9950
9951
9952
9953
9954
9955
9956
9957
9958
9959
9960
9961
9962
9963
9964
9965
9966
9967
9968
9969
9970
9971
9972
9973
9974
9975
9976
9977
9978
9979
9980
9981
9982
9983
9984
9985
9986
9987
9988
9989
9990
9991
9992
9993
9994
9995
9996
9997
9998
9999
10000
10001
10002
10003
10004
10005
10006
10007
10008
10009
10010
10011
10012
10013
10014
10015
10016
10017
10018
10019
10020
10021
10022
10023
10024
10025
10026
10027
10028
10029
10030
10031
10032
10033
10034
10035
10036
10037
10038
10039
10040
10041
10042
10043
10044
10045
10046
10047
10048
10049
10050
10051
10052
10053
10054
10055
10056
10057
10058
10059
10060
10061
10062
10063
10064
10065
10066
10067
10068
10069
10070
10071
10072
10073
10074
10075
10076
10077
10078
10079
10080
10081
10082
10083
10084
10085
10086
10087
10088
10089
10090
10091
10092
10093
10094
10095
10096
10097
10098
10099
10100
10101
10102
10103
10104
10105
10106
10107
10108
10109
10110
10111
10112
10113
10114
10115
10116
10117
10118
10119
10120
10121
10122
10123
10124
10125
10126
10127
10128
10129
10130
10131
10132
10133
10134
10135
10136
10137
10138
10139
10140
10141
10142
10143
10144
10145
10146
10147
10148
10149
10150
10151
10152
10153
10154
10155
10156
10157
10158
10159
10160
10161
10162
10163
10164
10165
10166
10167
10168
10169
10170
10171
10172
10173
10174
10175
10176
10177
10178
10179
10180
10181
10182
10183
10184
10185
10186
10187
10188
10189
10190
10191
10192
10193
10194
10195
10196
10197
10198
10199
10200
10201
10202
10203
10204
10205
10206
10207
10208
10209
10210
10211
10212
10213
10214
10215
10216
10217
10218
10219
10220
10221
10222
10223
10224
10225
10226
10227
10228
10229
10230
10231
10232
10233
10234
10235
10236
10237
10238
10239
10240
10241
10242
10243
10244
10245
10246
10247
10248
10249
10250
10251
10252
10253
10254
10255
10256
10257
10258
10259
10260
10261
10262
10263
10264
10265
10266
10267
10268
10269
10270
10271
10272
10273
10274
10275
10276
10277
10278
10279
10280
10281
10282
10283
10284
10285
10286
10287
10288
10289
10290
10291
10292
10293
10294
10295
10296
10297
10298
10299
10300
10301
10302
10303
10304
10305
10306
10307
10308
10309
10310
10311
10312
10313
10314
10315
10316
10317
10318
10319
10320
10321
10322
10323
10324
10325
10326
10327
10328
10329
10330
10331
10332
10333
10334
10335
10336
10337
10338
10339
10340
10341
10342
10343
10344
10345
10346
10347
10348
10349
10350
10351
10352
10353
10354
10355
10356
10357
10358
10359
10360
10361
10362
10363
10364
10365
10366
10367
10368
10369
10370
10371
10372
10373
10374
10375
10376
10377
10378
10379
10380
10381
10382
10383
10384
10385
10386
10387
10388
10389
10390
10391
10392
10393
10394
10395
10396
10397
10398
10399
10400
10401
10402
10403
10404
10405
10406
10407
10408
10409
10410
10411
10412
10413
10414
10415
10416
10417
10418
10419
10420
10421
10422
10423
10424
10425
10426
10427
10428
10429
10430
10431
10432
10433
10434
10435
10436
10437
10438
10439
10440
10441
10442
10443
10444
10445
10446
10447
10448
10449
10450
10451
10452
10453
10454
10455
10456
10457
10458
10459
10460
10461
10462
10463
10464
10465
10466
10467
10468
10469
10470
10471
10472
10473
10474
10475
10476
10477
10478
10479
10480
10481
10482
10483
10484
10485
10486
10487
10488
10489
10490
10491
10492
10493
10494
10495
10496
10497
10498
10499
10500
10501
10502
10503
10504
10505
10506
10507
10508
10509
10510
10511
10512
10513
10514
10515
10516
10517
10518
10519
10520
10521
10522
10523
10524
10525
10526
10527
10528
10529
10530
10531
10532
10533
10534
10535
10536
10537
10538
10539
10540
10541
10542
10543
10544
10545
10546
10547
10548
10549
10550
10551
10552
10553
10554
10555
10556
10557
10558
10559
10560
10561
10562
10563
10564
10565
10566
10567
10568
10569
10570
10571
10572
10573
10574
10575
10576
10577
10578
10579
10580
10581
10582
10583
10584
10585
10586
10587
10588
10589
10590
10591
10592
10593
10594
10595
10596
10597
10598
10599
10600
10601
10602
10603
10604
10605
10606
10607
10608
10609
10610
10611
10612
10613
10614
10615
10616
10617
10618
10619
10620
10621
10622
10623
10624
10625
10626
10627
10628
10629
10630
10631
10632
10633
10634
10635
10636
10637
10638
10639
10640
10641
10642
10643
10644
10645
10646
10647
10648
10649
10650
10651
10652
10653
10654
10655
10656
10657
10658
10659
10660
10661
10662
10663
10664
10665
10666
10667
10668
10669
10670
10671
10672
10673
10674
10675
10676
10677
10678
10679
10680
10681
10682
10683
10684
10685
10686
10687
10688
10689
10690
10691
10692
10693
10694
10695
10696
10697
10698
10699
10700
10701
10702
10703
10704
10705
10706
10707
10708
10709
10710
10711
10712
10713
10714
10715
10716
10717
10718
10719
10720
10721
10722
10723
10724
10725
10726
10727
10728
10729
10730
10731
10732
10733
10734
10735
10736
10737
10738
10739
10740
10741
10742
10743
10744
10745
10746
10747
10748
10749
10750
10751
10752
10753
10754
10755
10756
10757
10758
10759
10760
10761
10762
10763
10764
10765
10766
10767
10768
10769
10770
10771
10772
10773
10774
10775
10776
10777
10778
10779
10780
10781
10782
10783
10784
10785
10786
10787
10788
10789
10790
10791
10792
10793
10794
10795
10796
10797
10798
10799
10800
10801
10802
10803
10804
10805
10806
10807
10808
10809
10810
10811
10812
10813
10814
10815
10816
10817
10818
10819
10820
10821
10822
10823
10824
10825
10826
10827
10828
10829
10830
10831
10832
10833
10834
10835
10836
10837
10838
10839
10840
10841
10842
10843
10844
10845
10846
10847
10848
10849
10850
10851
10852
10853
10854
10855
10856
10857
10858
10859
10860
10861
10862
10863
10864
10865
10866
10867
10868
10869
10870
10871
10872
10873
10874
10875
10876
10877
10878
10879
10880
10881
10882
10883
10884
10885
10886
10887
10888
10889
10890
10891
10892
10893
10894
10895
10896
10897
10898
10899
10900
10901
10902
10903
10904
10905
10906
10907
10908
10909
10910
10911
10912
10913
10914
10915
10916
10917
10918
10919
10920
10921
10922
10923
10924
10925
10926
10927
10928
10929
10930
10931
10932
10933
10934
10935
10936
10937
10938
10939
10940
10941
10942
10943
10944
10945
10946
10947
10948
10949
10950
10951
10952
10953
10954
10955
10956
10957
10958
10959
10960
10961
10962
10963
10964
10965
10966
10967
10968
10969
10970
10971
10972
10973
10974
10975
10976
10977
10978
10979
10980
10981
10982
10983
10984
10985
10986
10987
10988
10989
10990
10991
10992
10993
10994
10995
10996
10997
10998
10999
11000
11001
11002
11003
11004
11005
11006
11007
11008
11009
11010
11011
11012
11013
11014
11015
11016
11017
11018
11019
11020
11021
11022
11023
11024
11025
11026
11027
11028
11029
11030
11031
11032
11033
11034
11035
11036
11037
11038
11039
11040
11041
11042
11043
11044
11045
11046
11047
11048
11049
11050
11051
11052
11053
11054
11055
11056
11057
11058
11059
11060
11061
11062
11063
11064
11065
11066
11067
11068
11069
11070
11071
11072
11073
11074
11075
11076
11077
11078
11079
11080
11081
11082
11083
11084
11085
11086
11087
11088
11089
11090
11091
11092
11093
11094
11095
11096
11097
11098
11099
11100
11101
11102
11103
11104
11105
11106
11107
11108
11109
11110
11111
11112
11113
11114
11115
11116
11117
11118
11119
11120
11121
11122
11123
11124
11125
11126
11127
11128
11129
11130
11131
11132
11133
11134
11135
11136
11137
11138
11139
11140
11141
11142
11143
11144
11145
11146
11147
11148
11149
11150
11151
11152
11153
11154
11155
11156
11157
11158
11159
11160
11161
11162
11163
11164
11165
11166
11167
11168
11169
11170
11171
11172
11173
11174
11175
11176
11177
11178
11179
11180
11181
11182
11183
11184
11185
11186
11187
11188
11189
11190
11191
11192
11193
11194
11195
11196
11197
11198
11199
11200
11201
11202
11203
11204
11205
11206
11207
11208
11209
11210
11211
11212
11213
11214
11215
11216
11217
11218
11219
11220
11221
11222
11223
11224
11225
11226
11227
11228
11229
11230
11231
11232
11233
11234
11235
11236
11237
11238
11239
11240
11241
11242
11243
11244
11245
11246
11247
11248
11249
11250
11251
11252
11253
11254
11255
11256
11257
11258
11259
11260
11261
11262
11263
11264
11265
11266
11267
11268
11269
11270
11271
11272
11273
11274
11275
11276
11277
11278
11279
11280
11281
11282
11283
11284
11285
11286
11287
11288
11289
11290
11291
11292
11293
11294
11295
11296
11297
11298
11299
11300
11301
11302
11303
11304
11305
11306
11307
11308
11309
11310
11311
11312
11313
11314
11315
11316
11317
11318
11319
11320
11321
11322
11323
11324
11325
11326
11327
11328
11329
11330
11331
11332
11333
11334
11335
11336
11337
11338
11339
11340
11341
11342
11343
11344
11345
11346
11347
11348
11349
11350
11351
11352
11353
11354
11355
11356
11357
11358
11359
11360
11361
11362
11363
11364
11365
11366
11367
11368
11369
11370
11371
11372
11373
11374
11375
11376
11377
11378
11379
11380
11381
11382
11383
11384
11385
11386
11387
11388
11389
11390
11391
11392
11393
11394
11395
11396
11397
11398
11399
11400
11401
11402
11403
11404
11405
11406
11407
11408
11409
11410
11411
11412
11413
11414
11415
11416
11417
11418
11419
11420
11421
11422
11423
11424
11425
11426
11427
11428
11429
11430
11431
11432
11433
11434
11435
11436
11437
11438
11439
11440
11441
11442
11443
11444
11445
11446
11447
11448
11449
11450
11451
11452
11453
11454
11455
11456
11457
11458
11459
11460
11461
11462
11463
11464
11465
11466
11467
11468
11469
11470
11471
11472
11473
11474
11475
11476
11477
11478
11479
11480
11481
11482
11483
11484
11485
11486
11487
11488
11489
11490
11491
11492
11493
11494
11495
11496
11497
11498
11499
11500
11501
11502
11503
11504
11505
11506
11507
11508
11509
11510
11511
11512
11513
11514
11515
11516
11517
11518
11519
11520
11521
11522
11523
11524
11525
11526
11527
11528
11529
11530
11531
11532
11533
11534
11535
11536
11537
11538
11539
11540
11541
11542
11543
11544
11545
11546
11547
11548
11549
11550
11551
11552
11553
11554
11555
11556
11557
11558
11559
11560
11561
11562
11563
11564
11565
11566
11567
11568
11569
11570
11571
11572
11573
11574
11575
11576
11577
11578
11579
11580
11581
11582
11583
11584
11585
11586
11587
11588
11589
11590
11591
11592
11593
11594
11595
11596
11597
11598
11599
11600
11601
11602
11603
11604
11605
11606
11607
11608
11609
11610
11611
11612
11613
11614
11615
11616
11617
11618
11619
11620
11621
11622
11623
11624
11625
11626
11627
11628
11629
11630
11631
11632
11633
11634
11635
11636
11637
11638
11639
11640
11641
11642
11643
11644
11645
11646
11647
11648
11649
11650
11651
11652
11653
11654
11655
11656
11657
11658
11659
11660
11661
11662
11663
11664
11665
11666
11667
11668
11669
11670
11671
11672
11673
11674
11675
11676
11677
11678
11679
11680
11681
11682
11683
11684
11685
11686
11687
11688
11689
11690
11691
11692
11693
11694
11695
11696
11697
11698
11699
11700
11701
11702
11703
11704
11705
11706
11707
11708
11709
11710
11711
11712
11713
11714
11715
11716
11717
11718
11719
11720
11721
11722
11723
11724
11725
11726
11727
11728
11729
11730
11731
11732
11733
11734
11735
11736
11737
11738
11739
11740
11741
11742
11743
11744
11745
11746
11747
11748
11749
11750
11751
11752
11753
11754
11755
11756
11757
11758
11759
11760
11761
11762
11763
11764
11765
11766
11767
11768
11769
11770
11771
11772
11773
11774
11775
11776
11777
11778
11779
11780
11781
11782
11783
11784
11785
11786
11787
11788
11789
11790
11791
11792
11793
11794
11795
11796
11797
11798
11799
11800
11801
11802
11803
11804
11805
11806
11807
11808
11809
11810
11811
11812
11813
11814
11815
11816
11817
11818
11819
11820
11821
11822
11823
11824
11825
11826
11827
11828
11829
11830
11831
11832
11833
11834
11835
11836
11837
11838
11839
11840
11841
11842
11843
11844
11845
11846
11847
11848
11849
11850
11851
11852
11853
11854
11855
11856
11857
11858
11859
11860
11861
11862
11863
11864
11865
11866
11867
11868
11869
11870
11871
11872
11873
11874
11875
11876
11877
11878
11879
11880
11881
11882
11883
11884
11885
11886
11887
11888
11889
11890
11891
11892
11893
11894
11895
11896
11897
11898
11899
11900
11901
11902
11903
11904
11905
11906
11907
11908
11909
11910
11911
11912
11913
11914
11915
11916
11917
11918
11919
11920
11921
11922
11923
11924
11925
11926
11927
11928
11929
11930
11931
11932
11933
11934
11935
11936
11937
11938
11939
11940
11941
11942
11943
11944
11945
11946
11947
11948
11949
11950
11951
11952
11953
11954
11955
11956
11957
11958
11959
11960
11961
11962
11963
11964
11965
11966
11967
11968
11969
11970
11971
11972
11973
11974
11975
11976
11977
11978
11979
11980
11981
11982
11983
11984
11985
11986
11987
11988
11989
11990
11991
11992
11993
11994
11995
11996
11997
11998
11999
12000
12001
12002
12003
12004
12005
12006
12007
12008
12009
12010
12011
12012
12013
12014
12015
12016
12017
12018
12019
12020
12021
12022
12023
12024
12025
12026
12027
12028
12029
12030
12031
12032
12033
12034
12035
12036
12037
12038
12039
12040
12041
12042
12043
12044
12045
12046
12047
12048
12049
12050
12051
12052
12053
12054
12055
12056
12057
12058
12059
12060
12061
12062
12063
12064
12065
12066
12067
12068
12069
12070
12071
12072
12073
12074
12075
12076
12077
12078
12079
12080
12081
12082
12083
12084
12085
12086
12087
12088
12089
12090
12091
12092
12093
12094
12095
12096
12097
12098
12099
12100
12101
12102
12103
12104
12105
12106
12107
12108
12109
12110
12111
12112
12113
12114
12115
12116
12117
12118
12119
12120
12121
12122
12123
12124
12125
12126
12127
12128
12129
12130
12131
12132
12133
12134
12135
12136
12137
12138
12139
12140
12141
12142
12143
12144
12145
12146
12147
12148
12149
12150
12151
12152
12153
12154
12155
12156
12157
12158
12159
12160
12161
12162
12163
12164
12165
12166
12167
12168
12169
12170
12171
12172
12173
12174
12175
12176
12177
12178
12179
12180
12181
12182
12183
12184
12185
12186
12187
12188
12189
12190
12191
12192
12193
12194
12195
12196
12197
12198
12199
12200
12201
12202
12203
12204
12205
12206
12207
12208
12209
12210
12211
12212
12213
12214
12215
12216
12217
12218
12219
12220
12221
12222
12223
12224
12225
12226
12227
12228
12229
12230
12231
12232
12233
12234
12235
12236
12237
12238
12239
12240
12241
12242
12243
12244
12245
12246
12247
12248
12249
12250
12251
12252
12253
12254
12255
12256
12257
12258
12259
12260
12261
12262
12263
12264
12265
12266
12267
12268
12269
12270
12271
12272
12273
12274
12275
12276
12277
12278
12279
12280
12281
12282
12283
12284
12285
12286
12287
12288
12289
12290
12291
12292
12293
12294
12295
12296
12297
12298
12299
12300
12301
12302
12303
12304
12305
12306
12307
12308
12309
12310
12311
12312
12313
12314
12315
12316
12317
12318
12319
12320
12321
12322
12323
12324
12325
12326
12327
12328
12329
12330
12331
12332
12333
12334
12335
12336
12337
12338
12339
12340
12341
12342
12343
12344
12345
12346
12347
12348
12349
12350
12351
12352
12353
12354
12355
12356
12357
12358
12359
12360
12361
12362
12363
12364
12365
12366
12367
12368
12369
12370
12371
12372
12373
12374
12375
12376
12377
12378
12379
12380
12381
12382
12383
12384
12385
12386
12387
12388
12389
12390
12391
12392
12393
12394
12395
12396
12397
12398
12399
12400
12401
12402
12403
12404
12405
12406
12407
12408
12409
12410
12411
12412
12413
12414
12415
12416
12417
12418
12419
12420
12421
12422
12423
12424
12425
12426
12427
12428
12429
12430
12431
12432
12433
12434
12435
12436
12437
12438
12439
12440
12441
12442
12443
12444
12445
12446
12447
12448
12449
12450
12451
12452
12453
12454
12455
12456
12457
12458
12459
12460
12461
12462
12463
12464
12465
12466
12467
12468
12469
12470
12471
12472
12473
12474
12475
12476
12477
12478
12479
12480
12481
12482
12483
12484
12485
12486
12487
12488
12489
12490
12491
12492
12493
12494
12495
12496
12497
12498
12499
12500
12501
12502
12503
12504
12505
12506
12507
12508
12509
12510
12511
12512
12513
12514
12515
12516
12517
12518
12519
12520
12521
12522
12523
12524
12525
12526
12527
12528
12529
12530
12531
12532
12533
12534
12535
12536
12537
12538
12539
12540
12541
12542
12543
12544
12545
12546
12547
12548
12549
12550
12551
12552
12553
12554
12555
12556
12557
12558
12559
12560
12561
12562
12563
12564
12565
12566
12567
12568
12569
12570
12571
12572
12573
12574
12575
12576
12577
12578
12579
12580
12581
12582
12583
12584
12585
12586
12587
12588
12589
12590
12591
12592
12593
12594
12595
12596
12597
12598
12599
12600
12601
12602
12603
12604
12605
12606
12607
12608
12609
12610
12611
12612
12613
12614
12615
12616
12617
12618
12619
12620
12621
12622
12623
12624
12625
12626
12627
12628
12629
12630
12631
12632
12633
12634
12635
12636
12637
12638
12639
12640
12641
12642
| /*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|* *|
|* DAG Instruction Selector for the R600 target *|
|* *|
|* Automatically generated file, do not edit! *|
|* *|
\*===----------------------------------------------------------------------===*/
// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class. These functions are really methods.
// If GET_DAGISEL_DECL is #defined with any value, only function
// declarations will be included when this file is included.
// If GET_DAGISEL_BODY is #defined, its value should be the name of
// the instruction selector class. Function bodies will be emitted
// and each function's name will be qualified with the name of the
// class.
//
// When neither of the GET_DAGISEL* macros is defined, the functions
// are emitted inline.
#if defined(GET_DAGISEL_DECL) && defined(GET_DAGISEL_BODY)
#error GET_DAGISEL_DECL and GET_DAGISEL_BODY cannot be both defined, undef both for inline definitions
#endif
#ifdef GET_DAGISEL_BODY
#define LOCAL_DAGISEL_STRINGIZE(X) LOCAL_DAGISEL_STRINGIZE_(X)
#define LOCAL_DAGISEL_STRINGIZE_(X) #X
static_assert(sizeof(LOCAL_DAGISEL_STRINGIZE(GET_DAGISEL_BODY)) > 1,
"GET_DAGISEL_BODY is empty: it should be defined with the class name");
#undef LOCAL_DAGISEL_STRINGIZE_
#undef LOCAL_DAGISEL_STRINGIZE
#endif
#if !defined(GET_DAGISEL_DECL) && !defined(GET_DAGISEL_BODY)
#define DAGISEL_INLINE 1
#else
#define DAGISEL_INLINE 0
#endif
#if !DAGISEL_INLINE
#define DAGISEL_CLASS_COLONCOLON GET_DAGISEL_BODY ::
#else
#define DAGISEL_CLASS_COLONCOLON
#endif
#ifdef GET_DAGISEL_DECL
void SelectCode(SDNode *N);
#endif
#if defined(GET_DAGISEL_BODY) || DAGISEL_INLINE
void DAGISEL_CLASS_COLONCOLON SelectCode(SDNode *N)
{
// Some target values are emitted as 2 bytes, TARGET_VAL handles
// this.
#define TARGET_VAL(X) X & 255, unsigned(X) >> 8
static const unsigned char MatcherTable[] = {
/* 0*/ OPC_SwitchOpcode /*99 cases */, 99|128,2/*355*/, TARGET_VAL(ISD::SRL),// ->360
/* 5*/ OPC_Scope, 11|128,1/*139*/, /*->147*/ // 2 children in Scope
/* 8*/ OPC_MoveChild0,
/* 9*/ OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/* 12*/ OPC_RecordChild0, // #0 = $src
/* 13*/ OPC_MoveChild1,
/* 14*/ OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/* 17*/ OPC_CheckChild0Integer, 32,
/* 19*/ OPC_RecordChild1, // #1 = $width
/* 20*/ OPC_CheckType, MVT::i32,
/* 22*/ OPC_MoveParent,
/* 23*/ OPC_CheckPredicate, 0, // Predicate_shl_oneuse
/* 25*/ OPC_MoveParent,
/* 26*/ OPC_MoveChild1,
/* 27*/ OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/* 30*/ OPC_CheckChild0Integer, 32,
/* 32*/ OPC_CheckChild1Same, 1,
/* 34*/ OPC_CheckType, MVT::i32,
/* 36*/ OPC_MoveParent,
/* 37*/ OPC_CheckType, MVT::i32,
/* 39*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 41*/ OPC_EmitInteger, MVT::i32, 0,
/* 44*/ OPC_EmitInteger, MVT::i32, 0,
/* 47*/ OPC_EmitInteger, MVT::i32, 0,
/* 50*/ OPC_EmitInteger, MVT::i32, 0,
/* 53*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 65*/ OPC_EmitInteger, MVT::i32, 0,
/* 68*/ OPC_EmitNode1, TARGET_VAL(R600::MOV_IMM_I32), 0,
MVT::i32, 1/*#Ops*/, 7, // Results = #8
/* 75*/ OPC_EmitInteger, MVT::i32, 0,
/* 78*/ OPC_EmitInteger, MVT::i32, 0,
/* 81*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 93*/ OPC_EmitInteger, MVT::i32, 0,
/* 96*/ OPC_EmitInteger, MVT::i32, 0,
/* 99*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 111*/ OPC_EmitInteger, MVT::i32, 1,
/* 114*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 117*/ OPC_EmitInteger, MVT::i32, 0,
/* 120*/ OPC_EmitInteger, MVT::i32, 0,
/* 123*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFE_UINT_eg), 0,
MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18,
// Src: (srl:{ *:[i32] } (shl:{ *:[i32] } i32:{ *:[i32] }:$src, (sub:{ *:[i32] } 32:{ *:[i32] }, i32:{ *:[i32] }:$width))<<P:Predicate_shl_oneuse>>, (sub:{ *:[i32] } 32:{ *:[i32] }, i32:{ *:[i32] }:$width)) - Complexity = 23
// Dst: (BFE_UINT_eg:{ *:[i32] } ?:{ *:[i32] }:$src, (MOV_IMM_I32:{ *:[i32] } 0:{ *:[i32] }), ?:{ *:[i32] }:$width)
/* 147*/ /*Scope*/ 82|128,1/*210*/, /*->359*/
/* 149*/ OPC_RecordChild0, // #0 = $src0
/* 150*/ OPC_RecordChild1, // #1 = $src1
/* 151*/ OPC_CheckChild1Type, MVT::i32,
/* 153*/ OPC_CheckType, MVT::i32,
/* 155*/ OPC_Scope, 100, /*->257*/ // 2 children in Scope
/* 157*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 159*/ OPC_EmitInteger, MVT::i32, 0,
/* 162*/ OPC_EmitInteger, MVT::i32, 0,
/* 165*/ OPC_EmitInteger, MVT::i32, 1,
/* 168*/ OPC_EmitInteger, MVT::i32, 0,
/* 171*/ OPC_EmitInteger, MVT::i32, 0,
/* 174*/ OPC_EmitInteger, MVT::i32, 0,
/* 177*/ OPC_EmitInteger, MVT::i32, 0,
/* 180*/ OPC_EmitInteger, MVT::i32, 0,
/* 183*/ OPC_EmitInteger, MVT::i32, 0,
/* 186*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 198*/ OPC_EmitInteger, MVT::i32, 0,
/* 201*/ OPC_EmitInteger, MVT::i32, 0,
/* 204*/ OPC_EmitInteger, MVT::i32, 0,
/* 207*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 219*/ OPC_EmitInteger, MVT::i32, 1,
/* 222*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 225*/ OPC_EmitInteger, MVT::i32, 0,
/* 228*/ OPC_EmitInteger, MVT::i32, 0,
/* 231*/ OPC_MorphNodeTo1, TARGET_VAL(R600::LSHR_r600), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (srl:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (LSHR_r600:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 257*/ /*Scope*/ 100, /*->358*/
/* 258*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 260*/ OPC_EmitInteger, MVT::i32, 0,
/* 263*/ OPC_EmitInteger, MVT::i32, 0,
/* 266*/ OPC_EmitInteger, MVT::i32, 1,
/* 269*/ OPC_EmitInteger, MVT::i32, 0,
/* 272*/ OPC_EmitInteger, MVT::i32, 0,
/* 275*/ OPC_EmitInteger, MVT::i32, 0,
/* 278*/ OPC_EmitInteger, MVT::i32, 0,
/* 281*/ OPC_EmitInteger, MVT::i32, 0,
/* 284*/ OPC_EmitInteger, MVT::i32, 0,
/* 287*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 299*/ OPC_EmitInteger, MVT::i32, 0,
/* 302*/ OPC_EmitInteger, MVT::i32, 0,
/* 305*/ OPC_EmitInteger, MVT::i32, 0,
/* 308*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 320*/ OPC_EmitInteger, MVT::i32, 1,
/* 323*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 326*/ OPC_EmitInteger, MVT::i32, 0,
/* 329*/ OPC_EmitInteger, MVT::i32, 0,
/* 332*/ OPC_MorphNodeTo1, TARGET_VAL(R600::LSHR_eg), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (srl:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (LSHR_eg:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 358*/ 0, /*End of Scope*/
/* 359*/ 0, /*End of Scope*/
/* 360*/ /*SwitchOpcode*/ 99|128,2/*355*/, TARGET_VAL(ISD::SRA),// ->719
/* 364*/ OPC_Scope, 11|128,1/*139*/, /*->506*/ // 2 children in Scope
/* 367*/ OPC_MoveChild0,
/* 368*/ OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/* 371*/ OPC_RecordChild0, // #0 = $src
/* 372*/ OPC_MoveChild1,
/* 373*/ OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/* 376*/ OPC_CheckChild0Integer, 32,
/* 378*/ OPC_RecordChild1, // #1 = $width
/* 379*/ OPC_CheckType, MVT::i32,
/* 381*/ OPC_MoveParent,
/* 382*/ OPC_CheckPredicate, 0, // Predicate_shl_oneuse
/* 384*/ OPC_MoveParent,
/* 385*/ OPC_MoveChild1,
/* 386*/ OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/* 389*/ OPC_CheckChild0Integer, 32,
/* 391*/ OPC_CheckChild1Same, 1,
/* 393*/ OPC_CheckType, MVT::i32,
/* 395*/ OPC_MoveParent,
/* 396*/ OPC_CheckType, MVT::i32,
/* 398*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 400*/ OPC_EmitInteger, MVT::i32, 0,
/* 403*/ OPC_EmitInteger, MVT::i32, 0,
/* 406*/ OPC_EmitInteger, MVT::i32, 0,
/* 409*/ OPC_EmitInteger, MVT::i32, 0,
/* 412*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 424*/ OPC_EmitInteger, MVT::i32, 0,
/* 427*/ OPC_EmitNode1, TARGET_VAL(R600::MOV_IMM_I32), 0,
MVT::i32, 1/*#Ops*/, 7, // Results = #8
/* 434*/ OPC_EmitInteger, MVT::i32, 0,
/* 437*/ OPC_EmitInteger, MVT::i32, 0,
/* 440*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 452*/ OPC_EmitInteger, MVT::i32, 0,
/* 455*/ OPC_EmitInteger, MVT::i32, 0,
/* 458*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 470*/ OPC_EmitInteger, MVT::i32, 1,
/* 473*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 476*/ OPC_EmitInteger, MVT::i32, 0,
/* 479*/ OPC_EmitInteger, MVT::i32, 0,
/* 482*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFE_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18,
// Src: (sra:{ *:[i32] } (shl:{ *:[i32] } i32:{ *:[i32] }:$src, (sub:{ *:[i32] } 32:{ *:[i32] }, i32:{ *:[i32] }:$width))<<P:Predicate_shl_oneuse>>, (sub:{ *:[i32] } 32:{ *:[i32] }, i32:{ *:[i32] }:$width)) - Complexity = 23
// Dst: (BFE_INT_eg:{ *:[i32] } ?:{ *:[i32] }:$src, (MOV_IMM_I32:{ *:[i32] } 0:{ *:[i32] }), ?:{ *:[i32] }:$width)
/* 506*/ /*Scope*/ 82|128,1/*210*/, /*->718*/
/* 508*/ OPC_RecordChild0, // #0 = $src0
/* 509*/ OPC_RecordChild1, // #1 = $src1
/* 510*/ OPC_CheckChild1Type, MVT::i32,
/* 512*/ OPC_CheckType, MVT::i32,
/* 514*/ OPC_Scope, 100, /*->616*/ // 2 children in Scope
/* 516*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 518*/ OPC_EmitInteger, MVT::i32, 0,
/* 521*/ OPC_EmitInteger, MVT::i32, 0,
/* 524*/ OPC_EmitInteger, MVT::i32, 1,
/* 527*/ OPC_EmitInteger, MVT::i32, 0,
/* 530*/ OPC_EmitInteger, MVT::i32, 0,
/* 533*/ OPC_EmitInteger, MVT::i32, 0,
/* 536*/ OPC_EmitInteger, MVT::i32, 0,
/* 539*/ OPC_EmitInteger, MVT::i32, 0,
/* 542*/ OPC_EmitInteger, MVT::i32, 0,
/* 545*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 557*/ OPC_EmitInteger, MVT::i32, 0,
/* 560*/ OPC_EmitInteger, MVT::i32, 0,
/* 563*/ OPC_EmitInteger, MVT::i32, 0,
/* 566*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 578*/ OPC_EmitInteger, MVT::i32, 1,
/* 581*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 584*/ OPC_EmitInteger, MVT::i32, 0,
/* 587*/ OPC_EmitInteger, MVT::i32, 0,
/* 590*/ OPC_MorphNodeTo1, TARGET_VAL(R600::ASHR_r600), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (sra:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (ASHR_r600:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 616*/ /*Scope*/ 100, /*->717*/
/* 617*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 619*/ OPC_EmitInteger, MVT::i32, 0,
/* 622*/ OPC_EmitInteger, MVT::i32, 0,
/* 625*/ OPC_EmitInteger, MVT::i32, 1,
/* 628*/ OPC_EmitInteger, MVT::i32, 0,
/* 631*/ OPC_EmitInteger, MVT::i32, 0,
/* 634*/ OPC_EmitInteger, MVT::i32, 0,
/* 637*/ OPC_EmitInteger, MVT::i32, 0,
/* 640*/ OPC_EmitInteger, MVT::i32, 0,
/* 643*/ OPC_EmitInteger, MVT::i32, 0,
/* 646*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 658*/ OPC_EmitInteger, MVT::i32, 0,
/* 661*/ OPC_EmitInteger, MVT::i32, 0,
/* 664*/ OPC_EmitInteger, MVT::i32, 0,
/* 667*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 679*/ OPC_EmitInteger, MVT::i32, 1,
/* 682*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 685*/ OPC_EmitInteger, MVT::i32, 0,
/* 688*/ OPC_EmitInteger, MVT::i32, 0,
/* 691*/ OPC_MorphNodeTo1, TARGET_VAL(R600::ASHR_eg), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (sra:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (ASHR_eg:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 717*/ 0, /*End of Scope*/
/* 718*/ 0, /*End of Scope*/
/* 719*/ /*SwitchOpcode*/ 126, TARGET_VAL(AMDGPUISD::R600_EXPORT),// ->848
/* 722*/ OPC_RecordNode, // #0 = 'R600_EXPORT' chained node
/* 723*/ OPC_RecordChild1, // #1 = $src
/* 724*/ OPC_CheckChild1Type, MVT::v4f32,
/* 726*/ OPC_RecordChild2, // #2 = $base
/* 727*/ OPC_MoveChild2,
/* 728*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 731*/ OPC_CheckType, MVT::i32,
/* 733*/ OPC_MoveParent,
/* 734*/ OPC_RecordChild3, // #3 = $type
/* 735*/ OPC_MoveChild3,
/* 736*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 739*/ OPC_CheckType, MVT::i32,
/* 741*/ OPC_MoveParent,
/* 742*/ OPC_RecordChild4, // #4 = $swz_x
/* 743*/ OPC_MoveChild4,
/* 744*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 747*/ OPC_CheckType, MVT::i32,
/* 749*/ OPC_MoveParent,
/* 750*/ OPC_RecordChild5, // #5 = $swz_y
/* 751*/ OPC_MoveChild5,
/* 752*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 755*/ OPC_CheckType, MVT::i32,
/* 757*/ OPC_MoveParent,
/* 758*/ OPC_RecordChild6, // #6 = $swz_z
/* 759*/ OPC_MoveChild6,
/* 760*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 763*/ OPC_CheckType, MVT::i32,
/* 765*/ OPC_MoveParent,
/* 766*/ OPC_RecordChild7, // #7 = $swz_w
/* 767*/ OPC_MoveChild7,
/* 768*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 771*/ OPC_CheckType, MVT::i32,
/* 773*/ OPC_MoveParent,
/* 774*/ OPC_Scope, 35, /*->811*/ // 2 children in Scope
/* 776*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 778*/ OPC_EmitMergeInputChains1_0,
/* 779*/ OPC_EmitConvertToTarget, 3,
/* 781*/ OPC_EmitConvertToTarget, 2,
/* 783*/ OPC_EmitConvertToTarget, 4,
/* 785*/ OPC_EmitConvertToTarget, 5,
/* 787*/ OPC_EmitConvertToTarget, 6,
/* 789*/ OPC_EmitConvertToTarget, 7,
/* 791*/ OPC_EmitInteger, MVT::i32, 39,
/* 794*/ OPC_EmitInteger, MVT::i32, 0,
/* 797*/ OPC_MorphNodeTo0, TARGET_VAL(R600::R600_ExportSwz), 0|OPFL_Chain,
9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15,
// Src: (R600_EXPORT R600_Reg128:{ *:[v4f32] }:$src, (imm:{ *:[i32] }):$base, (imm:{ *:[i32] }):$type, (imm:{ *:[i32] }):$swz_x, (imm:{ *:[i32] }):$swz_y, (imm:{ *:[i32] }):$swz_z, (imm:{ *:[i32] }):$swz_w) - Complexity = 21
// Dst: (R600_ExportSwz R600_Reg128:{ *:[v4f32] }:$src, (imm:{ *:[i32] }):$type, (imm:{ *:[i32] }):$base, (imm:{ *:[i32] }):$swz_x, (imm:{ *:[i32] }):$swz_y, (imm:{ *:[i32] }):$swz_z, (imm:{ *:[i32] }):$swz_w, 39:{ *:[i32] }, 0:{ *:[i32] })
/* 811*/ /*Scope*/ 35, /*->847*/
/* 812*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 814*/ OPC_EmitMergeInputChains1_0,
/* 815*/ OPC_EmitConvertToTarget, 3,
/* 817*/ OPC_EmitConvertToTarget, 2,
/* 819*/ OPC_EmitConvertToTarget, 4,
/* 821*/ OPC_EmitConvertToTarget, 5,
/* 823*/ OPC_EmitConvertToTarget, 6,
/* 825*/ OPC_EmitConvertToTarget, 7,
/* 827*/ OPC_EmitInteger, MVT::i32, 83,
/* 830*/ OPC_EmitInteger, MVT::i32, 0,
/* 833*/ OPC_MorphNodeTo0, TARGET_VAL(R600::EG_ExportSwz), 0|OPFL_Chain,
9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15,
// Src: (R600_EXPORT R600_Reg128:{ *:[v4f32] }:$src, (imm:{ *:[i32] }):$base, (imm:{ *:[i32] }):$type, (imm:{ *:[i32] }):$swz_x, (imm:{ *:[i32] }):$swz_y, (imm:{ *:[i32] }):$swz_z, (imm:{ *:[i32] }):$swz_w) - Complexity = 21
// Dst: (EG_ExportSwz R600_Reg128:{ *:[v4f32] }:$src, (imm:{ *:[i32] }):$type, (imm:{ *:[i32] }):$base, (imm:{ *:[i32] }):$swz_x, (imm:{ *:[i32] }):$swz_y, (imm:{ *:[i32] }):$swz_z, (imm:{ *:[i32] }):$swz_w, 83:{ *:[i32] }, 0:{ *:[i32] })
/* 847*/ 0, /*End of Scope*/
/* 848*/ /*SwitchOpcode*/ 84|128,8/*1108*/, TARGET_VAL(ISD::AND),// ->1960
/* 852*/ OPC_Scope, 37|128,2/*293*/, /*->1148*/ // 5 children in Scope
/* 855*/ OPC_RecordChild0, // #0 = $src
/* 856*/ OPC_MoveChild1,
/* 857*/ OPC_SwitchOpcode /*2 cases */, 8|128,1/*136*/, TARGET_VAL(ISD::ADD),// ->998
/* 862*/ OPC_MoveChild0,
/* 863*/ OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/* 866*/ OPC_CheckChild0Integer, 1,
/* 868*/ OPC_RecordChild1, // #1 = $width
/* 869*/ OPC_CheckChild1Type, MVT::i32,
/* 871*/ OPC_CheckPredicate, 0, // Predicate_shl_oneuse
/* 873*/ OPC_MoveParent,
/* 874*/ OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 885*/ OPC_CheckPredicate, 0, // Predicate_add_oneuse
/* 887*/ OPC_MoveParent,
/* 888*/ OPC_CheckType, MVT::i32,
/* 890*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 892*/ OPC_EmitInteger, MVT::i32, 0,
/* 895*/ OPC_EmitInteger, MVT::i32, 0,
/* 898*/ OPC_EmitInteger, MVT::i32, 0,
/* 901*/ OPC_EmitInteger, MVT::i32, 0,
/* 904*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 916*/ OPC_EmitInteger, MVT::i32, 0,
/* 919*/ OPC_EmitNode1, TARGET_VAL(R600::MOV_IMM_I32), 0,
MVT::i32, 1/*#Ops*/, 7, // Results = #8
/* 926*/ OPC_EmitInteger, MVT::i32, 0,
/* 929*/ OPC_EmitInteger, MVT::i32, 0,
/* 932*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 944*/ OPC_EmitInteger, MVT::i32, 0,
/* 947*/ OPC_EmitInteger, MVT::i32, 0,
/* 950*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 962*/ OPC_EmitInteger, MVT::i32, 1,
/* 965*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 968*/ OPC_EmitInteger, MVT::i32, 0,
/* 971*/ OPC_EmitInteger, MVT::i32, 0,
/* 974*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFE_UINT_eg), 0,
MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18,
// Src: (and:{ *:[i32] } i32:{ *:[i32] }:$src, (add:{ *:[i32] } (shl:{ *:[i32] } 1:{ *:[i32] }, i32:{ *:[i32] }:$width)<<P:Predicate_shl_oneuse>>, -1:{ *:[i32] })<<P:Predicate_add_oneuse>>) - Complexity = 21
// Dst: (BFE_UINT_eg:{ *:[i32] } ?:{ *:[i32] }:$src, (MOV_IMM_I32:{ *:[i32] } 0:{ *:[i32] }), ?:{ *:[i32] }:$width)
/* 998*/ /*SwitchOpcode*/ 17|128,1/*145*/, TARGET_VAL(ISD::XOR),// ->1147
/* 1002*/ OPC_MoveChild0,
/* 1003*/ OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/* 1006*/ OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1017*/ OPC_RecordChild1, // #1 = $width
/* 1018*/ OPC_CheckChild1Type, MVT::i32,
/* 1020*/ OPC_CheckPredicate, 0, // Predicate_shl_oneuse
/* 1022*/ OPC_MoveParent,
/* 1023*/ OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1034*/ OPC_CheckPredicate, 0, // Predicate_xor_oneuse
/* 1036*/ OPC_MoveParent,
/* 1037*/ OPC_CheckType, MVT::i32,
/* 1039*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 1041*/ OPC_EmitInteger, MVT::i32, 0,
/* 1044*/ OPC_EmitInteger, MVT::i32, 0,
/* 1047*/ OPC_EmitInteger, MVT::i32, 0,
/* 1050*/ OPC_EmitInteger, MVT::i32, 0,
/* 1053*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1065*/ OPC_EmitInteger, MVT::i32, 0,
/* 1068*/ OPC_EmitNode1, TARGET_VAL(R600::MOV_IMM_I32), 0,
MVT::i32, 1/*#Ops*/, 7, // Results = #8
/* 1075*/ OPC_EmitInteger, MVT::i32, 0,
/* 1078*/ OPC_EmitInteger, MVT::i32, 0,
/* 1081*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1093*/ OPC_EmitInteger, MVT::i32, 0,
/* 1096*/ OPC_EmitInteger, MVT::i32, 0,
/* 1099*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1111*/ OPC_EmitInteger, MVT::i32, 1,
/* 1114*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 1117*/ OPC_EmitInteger, MVT::i32, 0,
/* 1120*/ OPC_EmitInteger, MVT::i32, 0,
/* 1123*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFE_UINT_eg), 0,
MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18,
// Src: (and:{ *:[i32] } i32:{ *:[i32] }:$src, (xor:{ *:[i32] } (shl:{ *:[i32] } -1:{ *:[i32] }, i32:{ *:[i32] }:$width)<<P:Predicate_shl_oneuse>>, -1:{ *:[i32] })<<P:Predicate_xor_oneuse>>) - Complexity = 21
// Dst: (BFE_UINT_eg:{ *:[i32] } ?:{ *:[i32] }:$src, (MOV_IMM_I32:{ *:[i32] } 0:{ *:[i32] }), ?:{ *:[i32] }:$width)
/* 1147*/ 0, // EndSwitchOpcode
/* 1148*/ /*Scope*/ 38|128,2/*294*/, /*->1444*/
/* 1150*/ OPC_MoveChild0,
/* 1151*/ OPC_SwitchOpcode /*2 cases */, 9|128,1/*137*/, TARGET_VAL(ISD::ADD),// ->1293
/* 1156*/ OPC_MoveChild0,
/* 1157*/ OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/* 1160*/ OPC_CheckChild0Integer, 1,
/* 1162*/ OPC_RecordChild1, // #0 = $width
/* 1163*/ OPC_CheckChild1Type, MVT::i32,
/* 1165*/ OPC_CheckPredicate, 0, // Predicate_shl_oneuse
/* 1167*/ OPC_MoveParent,
/* 1168*/ OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1179*/ OPC_CheckPredicate, 0, // Predicate_add_oneuse
/* 1181*/ OPC_MoveParent,
/* 1182*/ OPC_RecordChild1, // #1 = $src
/* 1183*/ OPC_CheckType, MVT::i32,
/* 1185*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 1187*/ OPC_EmitInteger, MVT::i32, 0,
/* 1190*/ OPC_EmitInteger, MVT::i32, 0,
/* 1193*/ OPC_EmitInteger, MVT::i32, 0,
/* 1196*/ OPC_EmitInteger, MVT::i32, 0,
/* 1199*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1211*/ OPC_EmitInteger, MVT::i32, 0,
/* 1214*/ OPC_EmitNode1, TARGET_VAL(R600::MOV_IMM_I32), 0,
MVT::i32, 1/*#Ops*/, 7, // Results = #8
/* 1221*/ OPC_EmitInteger, MVT::i32, 0,
/* 1224*/ OPC_EmitInteger, MVT::i32, 0,
/* 1227*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1239*/ OPC_EmitInteger, MVT::i32, 0,
/* 1242*/ OPC_EmitInteger, MVT::i32, 0,
/* 1245*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1257*/ OPC_EmitInteger, MVT::i32, 1,
/* 1260*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 1263*/ OPC_EmitInteger, MVT::i32, 0,
/* 1266*/ OPC_EmitInteger, MVT::i32, 0,
/* 1269*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFE_UINT_eg), 0,
MVT::i32, 18/*#Ops*/, 2, 3, 1, 4, 5, 6, 8, 9, 10, 11, 0, 12, 13, 14, 15, 16, 17, 18,
// Src: (and:{ *:[i32] } (add:{ *:[i32] } (shl:{ *:[i32] } 1:{ *:[i32] }, i32:{ *:[i32] }:$width)<<P:Predicate_shl_oneuse>>, -1:{ *:[i32] })<<P:Predicate_add_oneuse>>, i32:{ *:[i32] }:$src) - Complexity = 21
// Dst: (BFE_UINT_eg:{ *:[i32] } ?:{ *:[i32] }:$src, (MOV_IMM_I32:{ *:[i32] } 0:{ *:[i32] }), ?:{ *:[i32] }:$width)
/* 1293*/ /*SwitchOpcode*/ 18|128,1/*146*/, TARGET_VAL(ISD::XOR),// ->1443
/* 1297*/ OPC_MoveChild0,
/* 1298*/ OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/* 1301*/ OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1312*/ OPC_RecordChild1, // #0 = $width
/* 1313*/ OPC_CheckChild1Type, MVT::i32,
/* 1315*/ OPC_CheckPredicate, 0, // Predicate_shl_oneuse
/* 1317*/ OPC_MoveParent,
/* 1318*/ OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1329*/ OPC_CheckPredicate, 0, // Predicate_xor_oneuse
/* 1331*/ OPC_MoveParent,
/* 1332*/ OPC_RecordChild1, // #1 = $src
/* 1333*/ OPC_CheckType, MVT::i32,
/* 1335*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 1337*/ OPC_EmitInteger, MVT::i32, 0,
/* 1340*/ OPC_EmitInteger, MVT::i32, 0,
/* 1343*/ OPC_EmitInteger, MVT::i32, 0,
/* 1346*/ OPC_EmitInteger, MVT::i32, 0,
/* 1349*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1361*/ OPC_EmitInteger, MVT::i32, 0,
/* 1364*/ OPC_EmitNode1, TARGET_VAL(R600::MOV_IMM_I32), 0,
MVT::i32, 1/*#Ops*/, 7, // Results = #8
/* 1371*/ OPC_EmitInteger, MVT::i32, 0,
/* 1374*/ OPC_EmitInteger, MVT::i32, 0,
/* 1377*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1389*/ OPC_EmitInteger, MVT::i32, 0,
/* 1392*/ OPC_EmitInteger, MVT::i32, 0,
/* 1395*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1407*/ OPC_EmitInteger, MVT::i32, 1,
/* 1410*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 1413*/ OPC_EmitInteger, MVT::i32, 0,
/* 1416*/ OPC_EmitInteger, MVT::i32, 0,
/* 1419*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFE_UINT_eg), 0,
MVT::i32, 18/*#Ops*/, 2, 3, 1, 4, 5, 6, 8, 9, 10, 11, 0, 12, 13, 14, 15, 16, 17, 18,
// Src: (and:{ *:[i32] } (xor:{ *:[i32] } (shl:{ *:[i32] } -1:{ *:[i32] }, i32:{ *:[i32] }:$width)<<P:Predicate_shl_oneuse>>, -1:{ *:[i32] })<<P:Predicate_xor_oneuse>>, i32:{ *:[i32] }:$src) - Complexity = 21
// Dst: (BFE_UINT_eg:{ *:[i32] } ?:{ *:[i32] }:$src, (MOV_IMM_I32:{ *:[i32] } 0:{ *:[i32] }), ?:{ *:[i32] }:$width)
/* 1443*/ 0, // EndSwitchOpcode
/* 1444*/ /*Scope*/ 11|128,1/*139*/, /*->1585*/
/* 1446*/ OPC_RecordChild0, // #0 = $src
/* 1447*/ OPC_MoveChild1,
/* 1448*/ OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/* 1451*/ OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1462*/ OPC_MoveChild1,
/* 1463*/ OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/* 1466*/ OPC_CheckChild0Integer, 32,
/* 1468*/ OPC_RecordChild1, // #1 = $width
/* 1469*/ OPC_CheckType, MVT::i32,
/* 1471*/ OPC_MoveParent,
/* 1472*/ OPC_CheckPredicate, 0, // Predicate_srl_oneuse
/* 1474*/ OPC_MoveParent,
/* 1475*/ OPC_CheckType, MVT::i32,
/* 1477*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 1479*/ OPC_EmitInteger, MVT::i32, 0,
/* 1482*/ OPC_EmitInteger, MVT::i32, 0,
/* 1485*/ OPC_EmitInteger, MVT::i32, 0,
/* 1488*/ OPC_EmitInteger, MVT::i32, 0,
/* 1491*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1503*/ OPC_EmitInteger, MVT::i32, 0,
/* 1506*/ OPC_EmitNode1, TARGET_VAL(R600::MOV_IMM_I32), 0,
MVT::i32, 1/*#Ops*/, 7, // Results = #8
/* 1513*/ OPC_EmitInteger, MVT::i32, 0,
/* 1516*/ OPC_EmitInteger, MVT::i32, 0,
/* 1519*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1531*/ OPC_EmitInteger, MVT::i32, 0,
/* 1534*/ OPC_EmitInteger, MVT::i32, 0,
/* 1537*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1549*/ OPC_EmitInteger, MVT::i32, 1,
/* 1552*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 1555*/ OPC_EmitInteger, MVT::i32, 0,
/* 1558*/ OPC_EmitInteger, MVT::i32, 0,
/* 1561*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFE_UINT_eg), 0,
MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18,
// Src: (and:{ *:[i32] } i32:{ *:[i32] }:$src, (srl:{ *:[i32] } -1:{ *:[i32] }, (sub:{ *:[i32] } 32:{ *:[i32] }, i32:{ *:[i32] }:$width))<<P:Predicate_srl_oneuse>>) - Complexity = 20
// Dst: (BFE_UINT_eg:{ *:[i32] } ?:{ *:[i32] }:$src, (MOV_IMM_I32:{ *:[i32] } 0:{ *:[i32] }), ?:{ *:[i32] }:$width)
/* 1585*/ /*Scope*/ 11|128,2/*267*/, /*->1854*/
/* 1587*/ OPC_MoveChild0,
/* 1588*/ OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/* 1591*/ OPC_Scope, 7|128,1/*135*/, /*->1729*/ // 2 children in Scope
/* 1594*/ OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1605*/ OPC_MoveChild1,
/* 1606*/ OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/* 1609*/ OPC_CheckChild0Integer, 32,
/* 1611*/ OPC_RecordChild1, // #0 = $width
/* 1612*/ OPC_CheckType, MVT::i32,
/* 1614*/ OPC_MoveParent,
/* 1615*/ OPC_CheckPredicate, 0, // Predicate_srl_oneuse
/* 1617*/ OPC_MoveParent,
/* 1618*/ OPC_RecordChild1, // #1 = $src
/* 1619*/ OPC_CheckType, MVT::i32,
/* 1621*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 1623*/ OPC_EmitInteger, MVT::i32, 0,
/* 1626*/ OPC_EmitInteger, MVT::i32, 0,
/* 1629*/ OPC_EmitInteger, MVT::i32, 0,
/* 1632*/ OPC_EmitInteger, MVT::i32, 0,
/* 1635*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1647*/ OPC_EmitInteger, MVT::i32, 0,
/* 1650*/ OPC_EmitNode1, TARGET_VAL(R600::MOV_IMM_I32), 0,
MVT::i32, 1/*#Ops*/, 7, // Results = #8
/* 1657*/ OPC_EmitInteger, MVT::i32, 0,
/* 1660*/ OPC_EmitInteger, MVT::i32, 0,
/* 1663*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1675*/ OPC_EmitInteger, MVT::i32, 0,
/* 1678*/ OPC_EmitInteger, MVT::i32, 0,
/* 1681*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1693*/ OPC_EmitInteger, MVT::i32, 1,
/* 1696*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 1699*/ OPC_EmitInteger, MVT::i32, 0,
/* 1702*/ OPC_EmitInteger, MVT::i32, 0,
/* 1705*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFE_UINT_eg), 0,
MVT::i32, 18/*#Ops*/, 2, 3, 1, 4, 5, 6, 8, 9, 10, 11, 0, 12, 13, 14, 15, 16, 17, 18,
// Src: (and:{ *:[i32] } (srl:{ *:[i32] } -1:{ *:[i32] }, (sub:{ *:[i32] } 32:{ *:[i32] }, i32:{ *:[i32] }:$width))<<P:Predicate_srl_oneuse>>, i32:{ *:[i32] }:$src) - Complexity = 20
// Dst: (BFE_UINT_eg:{ *:[i32] } ?:{ *:[i32] }:$src, (MOV_IMM_I32:{ *:[i32] } 0:{ *:[i32] }), ?:{ *:[i32] }:$width)
/* 1729*/ /*Scope*/ 123, /*->1853*/
/* 1730*/ OPC_RecordChild0, // #0 = $src
/* 1731*/ OPC_RecordChild1, // #1 = $rshift
/* 1732*/ OPC_CheckChild1Type, MVT::i32,
/* 1734*/ OPC_MoveParent,
/* 1735*/ OPC_RecordChild1, // #2 = $mask
/* 1736*/ OPC_MoveChild1,
/* 1737*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 1740*/ OPC_CheckPredicate, 1, // Predicate_IMMZeroBasedBitfieldMask
/* 1742*/ OPC_MoveParent,
/* 1743*/ OPC_CheckType, MVT::i32,
/* 1745*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 1747*/ OPC_EmitInteger, MVT::i32, 0,
/* 1750*/ OPC_EmitInteger, MVT::i32, 0,
/* 1753*/ OPC_EmitInteger, MVT::i32, 0,
/* 1756*/ OPC_EmitInteger, MVT::i32, 0,
/* 1759*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1771*/ OPC_EmitInteger, MVT::i32, 0,
/* 1774*/ OPC_EmitInteger, MVT::i32, 0,
/* 1777*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1789*/ OPC_EmitNodeXForm, 0, 2, // IMMPopCount
/* 1792*/ OPC_EmitNode1, TARGET_VAL(R600::MOV_IMM_I32), 0,
MVT::i32, 1/*#Ops*/, 11, // Results = #12
/* 1799*/ OPC_EmitInteger, MVT::i32, 0,
/* 1802*/ OPC_EmitInteger, MVT::i32, 0,
/* 1805*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1817*/ OPC_EmitInteger, MVT::i32, 1,
/* 1820*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 1823*/ OPC_EmitInteger, MVT::i32, 0,
/* 1826*/ OPC_EmitInteger, MVT::i32, 0,
/* 1829*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFE_UINT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (and:{ *:[i32] } (srl:{ *:[i32] } i32:{ *:[i32] }:$src, i32:{ *:[i32] }:$rshift), (imm:{ *:[i32] })<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
// Dst: (BFE_UINT_eg:{ *:[i32] } ?:{ *:[i32] }:$src, ?:{ *:[i32] }:$rshift, (MOV_IMM_I32:{ *:[i32] } (IMMPopCount:{ *:[i32] } ?:{ *:[i32] }:$mask)))
/* 1853*/ 0, /*End of Scope*/
/* 1854*/ /*Scope*/ 104, /*->1959*/
/* 1855*/ OPC_RecordChild0, // #0 = $src0
/* 1856*/ OPC_RecordChild1, // #1 = $src1
/* 1857*/ OPC_CheckType, MVT::i32,
/* 1859*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 1861*/ OPC_EmitInteger, MVT::i32, 0,
/* 1864*/ OPC_EmitInteger, MVT::i32, 0,
/* 1867*/ OPC_EmitInteger, MVT::i32, 1,
/* 1870*/ OPC_EmitInteger, MVT::i32, 0,
/* 1873*/ OPC_EmitInteger, MVT::i32, 0,
/* 1876*/ OPC_EmitInteger, MVT::i32, 0,
/* 1879*/ OPC_EmitInteger, MVT::i32, 0,
/* 1882*/ OPC_EmitInteger, MVT::i32, 0,
/* 1885*/ OPC_EmitInteger, MVT::i32, 0,
/* 1888*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1900*/ OPC_EmitInteger, MVT::i32, 0,
/* 1903*/ OPC_EmitInteger, MVT::i32, 0,
/* 1906*/ OPC_EmitInteger, MVT::i32, 0,
/* 1909*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 1921*/ OPC_EmitInteger, MVT::i32, 1,
/* 1924*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 1927*/ OPC_EmitInteger, MVT::i32, 0,
/* 1930*/ OPC_EmitInteger, MVT::i32, 0,
/* 1933*/ OPC_MorphNodeTo1, TARGET_VAL(R600::AND_INT), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (and:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (AND_INT:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 1959*/ 0, /*End of Scope*/
/* 1960*/ /*SwitchOpcode*/ 118|128,3/*502*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->2466
/* 1964*/ OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/* 1965*/ OPC_Scope, 64|128,2/*320*/, /*->2288*/ // 4 children in Scope
/* 1968*/ OPC_CheckChild1Integer, 109|128,43/*5613*/,
/* 1971*/ OPC_RecordChild2, // #1 = $src
/* 1972*/ OPC_RecordChild3, // #2 = $arraybase
/* 1973*/ OPC_MoveChild3,
/* 1974*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 1977*/ OPC_MoveParent,
/* 1978*/ OPC_Scope, 76, /*->2056*/ // 4 children in Scope
/* 1980*/ OPC_CheckChild4Integer, 0,
/* 1982*/ OPC_RecordChild5, // #3 = $mask
/* 1983*/ OPC_MoveChild5,
/* 1984*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 1987*/ OPC_MoveParent,
/* 1988*/ OPC_Scope, 32, /*->2022*/ // 2 children in Scope
/* 1990*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 1992*/ OPC_EmitMergeInputChains1_0,
/* 1993*/ OPC_EmitInteger, MVT::i32, 0,
/* 1996*/ OPC_EmitConvertToTarget, 2,
/* 1998*/ OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/,
/* 2002*/ OPC_EmitConvertToTarget, 3,
/* 2004*/ OPC_EmitInteger, MVT::i32, 32,
/* 2007*/ OPC_EmitInteger, MVT::i32, 0,
/* 2010*/ OPC_MorphNodeTo0, TARGET_VAL(R600::R600_ExportBuf), 0|OPFL_Chain,
7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9,
// Src: (intrinsic_void 5613:{ *:[iPTR] }, R600_Reg128:{ *:[v4f32] }:$src, (imm:{ *:[i32] }):$arraybase, 0:{ *:[i32] }, (imm:{ *:[i32] }):$mask) - Complexity = 19
// Dst: (R600_ExportBuf R600_Reg128:{ *:[v4f32] }:$src, 0:{ *:[i32] }, (imm:{ *:[i32] }):$arraybase, 4095:{ *:[i32] }, (imm:{ *:[i32] }):$mask, 32:{ *:[i32] }, 0:{ *:[i32] })
/* 2022*/ /*Scope*/ 32, /*->2055*/
/* 2023*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 2025*/ OPC_EmitMergeInputChains1_0,
/* 2026*/ OPC_EmitInteger, MVT::i32, 0,
/* 2029*/ OPC_EmitConvertToTarget, 2,
/* 2031*/ OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/,
/* 2035*/ OPC_EmitConvertToTarget, 3,
/* 2037*/ OPC_EmitInteger, MVT::i32, 64,
/* 2040*/ OPC_EmitInteger, MVT::i32, 0,
/* 2043*/ OPC_MorphNodeTo0, TARGET_VAL(R600::EG_ExportBuf), 0|OPFL_Chain,
7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9,
// Src: (intrinsic_void 5613:{ *:[iPTR] }, R600_Reg128:{ *:[v4f32] }:$src, (imm:{ *:[i32] }):$arraybase, 0:{ *:[i32] }, (imm:{ *:[i32] }):$mask) - Complexity = 19
// Dst: (EG_ExportBuf R600_Reg128:{ *:[v4f32] }:$src, 0:{ *:[i32] }, (imm:{ *:[i32] }):$arraybase, 4095:{ *:[i32] }, (imm:{ *:[i32] }):$mask, 64:{ *:[i32] }, 0:{ *:[i32] })
/* 2055*/ 0, /*End of Scope*/
/* 2056*/ /*Scope*/ 76, /*->2133*/
/* 2057*/ OPC_CheckChild4Integer, 1,
/* 2059*/ OPC_RecordChild5, // #3 = $mask
/* 2060*/ OPC_MoveChild5,
/* 2061*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 2064*/ OPC_MoveParent,
/* 2065*/ OPC_Scope, 32, /*->2099*/ // 2 children in Scope
/* 2067*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 2069*/ OPC_EmitMergeInputChains1_0,
/* 2070*/ OPC_EmitInteger, MVT::i32, 0,
/* 2073*/ OPC_EmitConvertToTarget, 2,
/* 2075*/ OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/,
/* 2079*/ OPC_EmitConvertToTarget, 3,
/* 2081*/ OPC_EmitInteger, MVT::i32, 33,
/* 2084*/ OPC_EmitInteger, MVT::i32, 0,
/* 2087*/ OPC_MorphNodeTo0, TARGET_VAL(R600::R600_ExportBuf), 0|OPFL_Chain,
7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9,
// Src: (intrinsic_void 5613:{ *:[iPTR] }, R600_Reg128:{ *:[v4f32] }:$src, (imm:{ *:[i32] }):$arraybase, 1:{ *:[i32] }, (imm:{ *:[i32] }):$mask) - Complexity = 19
// Dst: (R600_ExportBuf ?:{ *:[v4f32] }:$src, 0:{ *:[i32] }, (imm:{ *:[i32] }):$arraybase, 4095:{ *:[i32] }, (imm:{ *:[i32] }):$mask, 33:{ *:[i32] }, 0:{ *:[i32] })
/* 2099*/ /*Scope*/ 32, /*->2132*/
/* 2100*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 2102*/ OPC_EmitMergeInputChains1_0,
/* 2103*/ OPC_EmitInteger, MVT::i32, 0,
/* 2106*/ OPC_EmitConvertToTarget, 2,
/* 2108*/ OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/,
/* 2112*/ OPC_EmitConvertToTarget, 3,
/* 2114*/ OPC_EmitInteger, MVT::i32, 65,
/* 2117*/ OPC_EmitInteger, MVT::i32, 0,
/* 2120*/ OPC_MorphNodeTo0, TARGET_VAL(R600::EG_ExportBuf), 0|OPFL_Chain,
7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9,
// Src: (intrinsic_void 5613:{ *:[iPTR] }, R600_Reg128:{ *:[v4f32] }:$src, (imm:{ *:[i32] }):$arraybase, 1:{ *:[i32] }, (imm:{ *:[i32] }):$mask) - Complexity = 19
// Dst: (EG_ExportBuf ?:{ *:[v4f32] }:$src, 0:{ *:[i32] }, (imm:{ *:[i32] }):$arraybase, 4095:{ *:[i32] }, (imm:{ *:[i32] }):$mask, 65:{ *:[i32] }, 0:{ *:[i32] })
/* 2132*/ 0, /*End of Scope*/
/* 2133*/ /*Scope*/ 76, /*->2210*/
/* 2134*/ OPC_CheckChild4Integer, 2,
/* 2136*/ OPC_RecordChild5, // #3 = $mask
/* 2137*/ OPC_MoveChild5,
/* 2138*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 2141*/ OPC_MoveParent,
/* 2142*/ OPC_Scope, 32, /*->2176*/ // 2 children in Scope
/* 2144*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 2146*/ OPC_EmitMergeInputChains1_0,
/* 2147*/ OPC_EmitInteger, MVT::i32, 0,
/* 2150*/ OPC_EmitConvertToTarget, 2,
/* 2152*/ OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/,
/* 2156*/ OPC_EmitConvertToTarget, 3,
/* 2158*/ OPC_EmitInteger, MVT::i32, 34,
/* 2161*/ OPC_EmitInteger, MVT::i32, 0,
/* 2164*/ OPC_MorphNodeTo0, TARGET_VAL(R600::R600_ExportBuf), 0|OPFL_Chain,
7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9,
// Src: (intrinsic_void 5613:{ *:[iPTR] }, R600_Reg128:{ *:[v4f32] }:$src, (imm:{ *:[i32] }):$arraybase, 2:{ *:[i32] }, (imm:{ *:[i32] }):$mask) - Complexity = 19
// Dst: (R600_ExportBuf ?:{ *:[v4f32] }:$src, 0:{ *:[i32] }, (imm:{ *:[i32] }):$arraybase, 4095:{ *:[i32] }, (imm:{ *:[i32] }):$mask, 34:{ *:[i32] }, 0:{ *:[i32] })
/* 2176*/ /*Scope*/ 32, /*->2209*/
/* 2177*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 2179*/ OPC_EmitMergeInputChains1_0,
/* 2180*/ OPC_EmitInteger, MVT::i32, 0,
/* 2183*/ OPC_EmitConvertToTarget, 2,
/* 2185*/ OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/,
/* 2189*/ OPC_EmitConvertToTarget, 3,
/* 2191*/ OPC_EmitInteger, MVT::i32, 66,
/* 2194*/ OPC_EmitInteger, MVT::i32, 0,
/* 2197*/ OPC_MorphNodeTo0, TARGET_VAL(R600::EG_ExportBuf), 0|OPFL_Chain,
7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9,
// Src: (intrinsic_void 5613:{ *:[iPTR] }, R600_Reg128:{ *:[v4f32] }:$src, (imm:{ *:[i32] }):$arraybase, 2:{ *:[i32] }, (imm:{ *:[i32] }):$mask) - Complexity = 19
// Dst: (EG_ExportBuf ?:{ *:[v4f32] }:$src, 0:{ *:[i32] }, (imm:{ *:[i32] }):$arraybase, 4095:{ *:[i32] }, (imm:{ *:[i32] }):$mask, 66:{ *:[i32] }, 0:{ *:[i32] })
/* 2209*/ 0, /*End of Scope*/
/* 2210*/ /*Scope*/ 76, /*->2287*/
/* 2211*/ OPC_CheckChild4Integer, 3,
/* 2213*/ OPC_RecordChild5, // #3 = $mask
/* 2214*/ OPC_MoveChild5,
/* 2215*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 2218*/ OPC_MoveParent,
/* 2219*/ OPC_Scope, 32, /*->2253*/ // 2 children in Scope
/* 2221*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 2223*/ OPC_EmitMergeInputChains1_0,
/* 2224*/ OPC_EmitInteger, MVT::i32, 0,
/* 2227*/ OPC_EmitConvertToTarget, 2,
/* 2229*/ OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/,
/* 2233*/ OPC_EmitConvertToTarget, 3,
/* 2235*/ OPC_EmitInteger, MVT::i32, 35,
/* 2238*/ OPC_EmitInteger, MVT::i32, 0,
/* 2241*/ OPC_MorphNodeTo0, TARGET_VAL(R600::R600_ExportBuf), 0|OPFL_Chain,
7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9,
// Src: (intrinsic_void 5613:{ *:[iPTR] }, R600_Reg128:{ *:[v4f32] }:$src, (imm:{ *:[i32] }):$arraybase, 3:{ *:[i32] }, (imm:{ *:[i32] }):$mask) - Complexity = 19
// Dst: (R600_ExportBuf ?:{ *:[v4f32] }:$src, 0:{ *:[i32] }, (imm:{ *:[i32] }):$arraybase, 4095:{ *:[i32] }, (imm:{ *:[i32] }):$mask, 35:{ *:[i32] }, 0:{ *:[i32] })
/* 2253*/ /*Scope*/ 32, /*->2286*/
/* 2254*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 2256*/ OPC_EmitMergeInputChains1_0,
/* 2257*/ OPC_EmitInteger, MVT::i32, 0,
/* 2260*/ OPC_EmitConvertToTarget, 2,
/* 2262*/ OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/,
/* 2266*/ OPC_EmitConvertToTarget, 3,
/* 2268*/ OPC_EmitInteger, MVT::i32, 67,
/* 2271*/ OPC_EmitInteger, MVT::i32, 0,
/* 2274*/ OPC_MorphNodeTo0, TARGET_VAL(R600::EG_ExportBuf), 0|OPFL_Chain,
7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9,
// Src: (intrinsic_void 5613:{ *:[iPTR] }, R600_Reg128:{ *:[v4f32] }:$src, (imm:{ *:[i32] }):$arraybase, 3:{ *:[i32] }, (imm:{ *:[i32] }):$mask) - Complexity = 19
// Dst: (EG_ExportBuf ?:{ *:[v4f32] }:$src, 0:{ *:[i32] }, (imm:{ *:[i32] }):$arraybase, 4095:{ *:[i32] }, (imm:{ *:[i32] }):$mask, 67:{ *:[i32] }, 0:{ *:[i32] })
/* 2286*/ 0, /*End of Scope*/
/* 2287*/ 0, /*End of Scope*/
/* 2288*/ /*Scope*/ 49, /*->2338*/
/* 2289*/ OPC_CheckChild1Integer, 91|128,43/*5595*/,
/* 2292*/ OPC_RecordChild2, // #1 = $rw_gpr
/* 2293*/ OPC_RecordChild3, // #2 = $index_gpr
/* 2294*/ OPC_RecordChild4, // #3 = $rat_id
/* 2295*/ OPC_MoveChild4,
/* 2296*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 2299*/ OPC_MoveParent,
/* 2300*/ OPC_Scope, 17, /*->2319*/ // 2 children in Scope
/* 2302*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 2304*/ OPC_EmitMergeInputChains1_0,
/* 2305*/ OPC_EmitConvertToTarget, 3,
/* 2307*/ OPC_EmitInteger, MVT::i32, 0,
/* 2310*/ OPC_MorphNodeTo0, TARGET_VAL(R600::RAT_STORE_TYPED_cm), 0|OPFL_Chain,
4/*#Ops*/, 1, 2, 4, 5,
// Src: (intrinsic_void 5595:{ *:[iPTR] }, R600_Reg128:{ *:[v4i32] }:$rw_gpr, R600_Reg128:{ *:[v4i32] }:$index_gpr, (imm:{ *:[i32] }):$rat_id) - Complexity = 11
// Dst: (RAT_STORE_TYPED_cm R600_Reg128:{ *:[v4i32] }:$rw_gpr, R600_Reg128:{ *:[v4i32] }:$index_gpr, (imm:{ *:[i32] }):$rat_id)
/* 2319*/ /*Scope*/ 17, /*->2337*/
/* 2320*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 2322*/ OPC_EmitMergeInputChains1_0,
/* 2323*/ OPC_EmitConvertToTarget, 3,
/* 2325*/ OPC_EmitInteger, MVT::i32, 0,
/* 2328*/ OPC_MorphNodeTo0, TARGET_VAL(R600::RAT_STORE_TYPED_eg), 0|OPFL_Chain,
4/*#Ops*/, 1, 2, 4, 5,
// Src: (intrinsic_void 5595:{ *:[iPTR] }, R600_Reg128:{ *:[v4i32] }:$rw_gpr, R600_Reg128:{ *:[v4i32] }:$index_gpr, (imm:{ *:[i32] }):$rat_id) - Complexity = 11
// Dst: (RAT_STORE_TYPED_eg R600_Reg128:{ *:[v4i32] }:$rw_gpr, R600_Reg128:{ *:[v4i32] }:$index_gpr, (imm:{ *:[i32] }):$rat_id)
/* 2337*/ 0, /*End of Scope*/
/* 2338*/ /*Scope*/ 11, /*->2350*/
/* 2339*/ OPC_CheckChild1Integer, 88|128,43/*5592*/,
/* 2342*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 2344*/ OPC_EmitMergeInputChains1_0,
/* 2345*/ OPC_MorphNodeTo0, TARGET_VAL(R600::GROUP_BARRIER), 0|OPFL_Chain,
0/*#Ops*/,
// Src: (intrinsic_void 5592:{ *:[iPTR] }) - Complexity = 8
// Dst: (GROUP_BARRIER)
/* 2350*/ /*Scope*/ 114, /*->2465*/
/* 2351*/ OPC_CheckChild1Integer, 90|128,43/*5594*/,
/* 2354*/ OPC_RecordChild2, // #1 = $src0
/* 2355*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 2357*/ OPC_EmitMergeInputChains1_0,
/* 2358*/ OPC_EmitInteger, MVT::i32, 0,
/* 2361*/ OPC_EmitInteger, MVT::i32, 0,
/* 2364*/ OPC_EmitInteger, MVT::i32, 1,
/* 2367*/ OPC_EmitInteger, MVT::i32, 0,
/* 2370*/ OPC_EmitInteger, MVT::i32, 0,
/* 2373*/ OPC_EmitInteger, MVT::i32, 0,
/* 2376*/ OPC_EmitRegister, MVT::f32, R600::ZERO,
/* 2379*/ OPC_EmitInteger, MVT::i32, 0,
/* 2382*/ OPC_EmitInteger, MVT::i32, 0,
/* 2385*/ OPC_EmitInteger, MVT::i32, 0,
/* 2388*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 2400*/ OPC_EmitInteger, MVT::i32, 0,
/* 2403*/ OPC_EmitInteger, MVT::i32, 0,
/* 2406*/ OPC_EmitInteger, MVT::i32, 0,
/* 2409*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 2421*/ OPC_EmitInteger, MVT::i32, 1,
/* 2424*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 2427*/ OPC_EmitInteger, MVT::i32, 0,
/* 2430*/ OPC_EmitInteger, MVT::i32, 0,
/* 2433*/ OPC_EmitNode1, TARGET_VAL(R600::KILLGT), 0|OPFL_Chain,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 1, 13, 14, 15, 16, 17, 18, 19, 20, // Results = #21
/* 2459*/ OPC_MorphNodeTo0, TARGET_VAL(R600::MASK_WRITE), 0|OPFL_Chain,
1/*#Ops*/, 21,
// Src: (intrinsic_void 5594:{ *:[iPTR] }, f32:{ *:[f32] }:$src0) - Complexity = 8
// Dst: (MASK_WRITE (KILLGT:{ *:[i32] } ZERO:{ *:[f32] }, ?:{ *:[f32] }:$src0))
/* 2465*/ 0, /*End of Scope*/
/* 2466*/ /*SwitchOpcode*/ 15|128,116/*14863*/, TARGET_VAL(ISD::OR),// ->17333
/* 2470*/ OPC_Scope, 34|128,115/*14754*/, /*->17227*/ // 2 children in Scope
/* 2473*/ OPC_MoveChild0,
/* 2474*/ OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/* 2477*/ OPC_Scope, 93|128,5/*733*/, /*->3213*/ // 8 children in Scope
/* 2480*/ OPC_RecordChild0, // #0 = $y
/* 2481*/ OPC_Scope, 108|128,3/*492*/, /*->2976*/ // 2 children in Scope
/* 2484*/ OPC_RecordChild1, // #1 = $x
/* 2485*/ OPC_MoveParent,
/* 2486*/ OPC_MoveChild1,
/* 2487*/ OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/* 2490*/ OPC_Scope, 120, /*->2612*/ // 4 children in Scope
/* 2492*/ OPC_RecordChild0, // #2 = $z
/* 2493*/ OPC_MoveChild1,
/* 2494*/ OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/* 2497*/ OPC_CheckChild0Same, 1,
/* 2499*/ OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 2510*/ OPC_MoveParent,
/* 2511*/ OPC_MoveParent,
/* 2512*/ OPC_CheckType, MVT::i32,
/* 2514*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 2516*/ OPC_EmitInteger, MVT::i32, 0,
/* 2519*/ OPC_EmitInteger, MVT::i32, 0,
/* 2522*/ OPC_EmitInteger, MVT::i32, 0,
/* 2525*/ OPC_EmitInteger, MVT::i32, 0,
/* 2528*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 2540*/ OPC_EmitInteger, MVT::i32, 0,
/* 2543*/ OPC_EmitInteger, MVT::i32, 0,
/* 2546*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 2558*/ OPC_EmitInteger, MVT::i32, 0,
/* 2561*/ OPC_EmitInteger, MVT::i32, 0,
/* 2564*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 2576*/ OPC_EmitInteger, MVT::i32, 1,
/* 2579*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 2582*/ OPC_EmitInteger, MVT::i32, 0,
/* 2585*/ OPC_EmitInteger, MVT::i32, 0,
/* 2588*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (or:{ *:[i32] } (and:{ *:[i32] } i32:{ *:[i32] }:$y, i32:{ *:[i32] }:$x), (and:{ *:[i32] } i32:{ *:[i32] }:$z, (xor:{ *:[i32] } i32:{ *:[i32] }:$x, -1:{ *:[i32] }))) - Complexity = 17
// Dst: (BFI_INT_eg:{ *:[i32] } ?:{ *:[i32] }:$x, ?:{ *:[i32] }:$y, ?:{ *:[i32] }:$z)
/* 2612*/ /*Scope*/ 120, /*->2733*/
/* 2613*/ OPC_MoveChild0,
/* 2614*/ OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/* 2617*/ OPC_CheckChild0Same, 1,
/* 2619*/ OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 2630*/ OPC_MoveParent,
/* 2631*/ OPC_RecordChild1, // #2 = $z
/* 2632*/ OPC_MoveParent,
/* 2633*/ OPC_CheckType, MVT::i32,
/* 2635*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 2637*/ OPC_EmitInteger, MVT::i32, 0,
/* 2640*/ OPC_EmitInteger, MVT::i32, 0,
/* 2643*/ OPC_EmitInteger, MVT::i32, 0,
/* 2646*/ OPC_EmitInteger, MVT::i32, 0,
/* 2649*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 2661*/ OPC_EmitInteger, MVT::i32, 0,
/* 2664*/ OPC_EmitInteger, MVT::i32, 0,
/* 2667*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 2679*/ OPC_EmitInteger, MVT::i32, 0,
/* 2682*/ OPC_EmitInteger, MVT::i32, 0,
/* 2685*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 2697*/ OPC_EmitInteger, MVT::i32, 1,
/* 2700*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 2703*/ OPC_EmitInteger, MVT::i32, 0,
/* 2706*/ OPC_EmitInteger, MVT::i32, 0,
/* 2709*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (or:{ *:[i32] } (and:{ *:[i32] } i32:{ *:[i32] }:$y, i32:{ *:[i32] }:$x), (and:{ *:[i32] } (xor:{ *:[i32] } i32:{ *:[i32] }:$x, -1:{ *:[i32] }), i32:{ *:[i32] }:$z)) - Complexity = 17
// Dst: (BFI_INT_eg:{ *:[i32] } ?:{ *:[i32] }:$x, ?:{ *:[i32] }:$y, ?:{ *:[i32] }:$z)
/* 2733*/ /*Scope*/ 120, /*->2854*/
/* 2734*/ OPC_RecordChild0, // #2 = $z
/* 2735*/ OPC_MoveChild1,
/* 2736*/ OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/* 2739*/ OPC_CheckChild0Same, 0,
/* 2741*/ OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 2752*/ OPC_MoveParent,
/* 2753*/ OPC_MoveParent,
/* 2754*/ OPC_CheckType, MVT::i32,
/* 2756*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 2758*/ OPC_EmitInteger, MVT::i32, 0,
/* 2761*/ OPC_EmitInteger, MVT::i32, 0,
/* 2764*/ OPC_EmitInteger, MVT::i32, 0,
/* 2767*/ OPC_EmitInteger, MVT::i32, 0,
/* 2770*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 2782*/ OPC_EmitInteger, MVT::i32, 0,
/* 2785*/ OPC_EmitInteger, MVT::i32, 0,
/* 2788*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 2800*/ OPC_EmitInteger, MVT::i32, 0,
/* 2803*/ OPC_EmitInteger, MVT::i32, 0,
/* 2806*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 2818*/ OPC_EmitInteger, MVT::i32, 1,
/* 2821*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 2824*/ OPC_EmitInteger, MVT::i32, 0,
/* 2827*/ OPC_EmitInteger, MVT::i32, 0,
/* 2830*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (or:{ *:[i32] } (and:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$y), (and:{ *:[i32] } i32:{ *:[i32] }:$z, (xor:{ *:[i32] } i32:{ *:[i32] }:$x, -1:{ *:[i32] }))) - Complexity = 17
// Dst: (BFI_INT_eg:{ *:[i32] } ?:{ *:[i32] }:$x, ?:{ *:[i32] }:$y, ?:{ *:[i32] }:$z)
/* 2854*/ /*Scope*/ 120, /*->2975*/
/* 2855*/ OPC_MoveChild0,
/* 2856*/ OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/* 2859*/ OPC_CheckChild0Same, 0,
/* 2861*/ OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 2872*/ OPC_MoveParent,
/* 2873*/ OPC_RecordChild1, // #2 = $z
/* 2874*/ OPC_MoveParent,
/* 2875*/ OPC_CheckType, MVT::i32,
/* 2877*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 2879*/ OPC_EmitInteger, MVT::i32, 0,
/* 2882*/ OPC_EmitInteger, MVT::i32, 0,
/* 2885*/ OPC_EmitInteger, MVT::i32, 0,
/* 2888*/ OPC_EmitInteger, MVT::i32, 0,
/* 2891*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 2903*/ OPC_EmitInteger, MVT::i32, 0,
/* 2906*/ OPC_EmitInteger, MVT::i32, 0,
/* 2909*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 2921*/ OPC_EmitInteger, MVT::i32, 0,
/* 2924*/ OPC_EmitInteger, MVT::i32, 0,
/* 2927*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 2939*/ OPC_EmitInteger, MVT::i32, 1,
/* 2942*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 2945*/ OPC_EmitInteger, MVT::i32, 0,
/* 2948*/ OPC_EmitInteger, MVT::i32, 0,
/* 2951*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (or:{ *:[i32] } (and:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$y), (and:{ *:[i32] } (xor:{ *:[i32] } i32:{ *:[i32] }:$x, -1:{ *:[i32] }), i32:{ *:[i32] }:$z)) - Complexity = 17
// Dst: (BFI_INT_eg:{ *:[i32] } ?:{ *:[i32] }:$x, ?:{ *:[i32] }:$y, ?:{ *:[i32] }:$z)
/* 2975*/ 0, /*End of Scope*/
/* 2976*/ /*Scope*/ 106|128,1/*234*/, /*->3212*/
/* 2978*/ OPC_MoveChild1,
/* 2979*/ OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/* 2982*/ OPC_RecordChild0, // #1 = $x
/* 2983*/ OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 2994*/ OPC_MoveParent,
/* 2995*/ OPC_MoveParent,
/* 2996*/ OPC_MoveChild1,
/* 2997*/ OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/* 3000*/ OPC_Scope, 104, /*->3106*/ // 2 children in Scope
/* 3002*/ OPC_RecordChild0, // #2 = $y
/* 3003*/ OPC_CheckChild1Same, 1,
/* 3005*/ OPC_MoveParent,
/* 3006*/ OPC_CheckType, MVT::i32,
/* 3008*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 3010*/ OPC_EmitInteger, MVT::i32, 0,
/* 3013*/ OPC_EmitInteger, MVT::i32, 0,
/* 3016*/ OPC_EmitInteger, MVT::i32, 0,
/* 3019*/ OPC_EmitInteger, MVT::i32, 0,
/* 3022*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 3034*/ OPC_EmitInteger, MVT::i32, 0,
/* 3037*/ OPC_EmitInteger, MVT::i32, 0,
/* 3040*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 3052*/ OPC_EmitInteger, MVT::i32, 0,
/* 3055*/ OPC_EmitInteger, MVT::i32, 0,
/* 3058*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 3070*/ OPC_EmitInteger, MVT::i32, 1,
/* 3073*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 3076*/ OPC_EmitInteger, MVT::i32, 0,
/* 3079*/ OPC_EmitInteger, MVT::i32, 0,
/* 3082*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17,
// Src: (or:{ *:[i32] } (and:{ *:[i32] } i32:{ *:[i32] }:$z, (xor:{ *:[i32] } i32:{ *:[i32] }:$x, -1:{ *:[i32] })), (and:{ *:[i32] } i32:{ *:[i32] }:$y, i32:{ *:[i32] }:$x)) - Complexity = 17
// Dst: (BFI_INT_eg:{ *:[i32] } ?:{ *:[i32] }:$x, ?:{ *:[i32] }:$y, ?:{ *:[i32] }:$z)
/* 3106*/ /*Scope*/ 104, /*->3211*/
/* 3107*/ OPC_CheckChild0Same, 1,
/* 3109*/ OPC_RecordChild1, // #2 = $y
/* 3110*/ OPC_MoveParent,
/* 3111*/ OPC_CheckType, MVT::i32,
/* 3113*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 3115*/ OPC_EmitInteger, MVT::i32, 0,
/* 3118*/ OPC_EmitInteger, MVT::i32, 0,
/* 3121*/ OPC_EmitInteger, MVT::i32, 0,
/* 3124*/ OPC_EmitInteger, MVT::i32, 0,
/* 3127*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 3139*/ OPC_EmitInteger, MVT::i32, 0,
/* 3142*/ OPC_EmitInteger, MVT::i32, 0,
/* 3145*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 3157*/ OPC_EmitInteger, MVT::i32, 0,
/* 3160*/ OPC_EmitInteger, MVT::i32, 0,
/* 3163*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 3175*/ OPC_EmitInteger, MVT::i32, 1,
/* 3178*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 3181*/ OPC_EmitInteger, MVT::i32, 0,
/* 3184*/ OPC_EmitInteger, MVT::i32, 0,
/* 3187*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17,
// Src: (or:{ *:[i32] } (and:{ *:[i32] } i32:{ *:[i32] }:$z, (xor:{ *:[i32] } i32:{ *:[i32] }:$x, -1:{ *:[i32] })), (and:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$y)) - Complexity = 17
// Dst: (BFI_INT_eg:{ *:[i32] } ?:{ *:[i32] }:$x, ?:{ *:[i32] }:$y, ?:{ *:[i32] }:$z)
/* 3211*/ 0, /*End of Scope*/
/* 3212*/ 0, /*End of Scope*/
/* 3213*/ /*Scope*/ 107|128,1/*235*/, /*->3450*/
/* 3215*/ OPC_MoveChild0,
/* 3216*/ OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/* 3219*/ OPC_RecordChild0, // #0 = $x
/* 3220*/ OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 3231*/ OPC_MoveParent,
/* 3232*/ OPC_RecordChild1, // #1 = $z
/* 3233*/ OPC_MoveParent,
/* 3234*/ OPC_MoveChild1,
/* 3235*/ OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/* 3238*/ OPC_Scope, 104, /*->3344*/ // 2 children in Scope
/* 3240*/ OPC_RecordChild0, // #2 = $y
/* 3241*/ OPC_CheckChild1Same, 0,
/* 3243*/ OPC_MoveParent,
/* 3244*/ OPC_CheckType, MVT::i32,
/* 3246*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 3248*/ OPC_EmitInteger, MVT::i32, 0,
/* 3251*/ OPC_EmitInteger, MVT::i32, 0,
/* 3254*/ OPC_EmitInteger, MVT::i32, 0,
/* 3257*/ OPC_EmitInteger, MVT::i32, 0,
/* 3260*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 3272*/ OPC_EmitInteger, MVT::i32, 0,
/* 3275*/ OPC_EmitInteger, MVT::i32, 0,
/* 3278*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 3290*/ OPC_EmitInteger, MVT::i32, 0,
/* 3293*/ OPC_EmitInteger, MVT::i32, 0,
/* 3296*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 3308*/ OPC_EmitInteger, MVT::i32, 1,
/* 3311*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 3314*/ OPC_EmitInteger, MVT::i32, 0,
/* 3317*/ OPC_EmitInteger, MVT::i32, 0,
/* 3320*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17,
// Src: (or:{ *:[i32] } (and:{ *:[i32] } (xor:{ *:[i32] } i32:{ *:[i32] }:$x, -1:{ *:[i32] }), i32:{ *:[i32] }:$z), (and:{ *:[i32] } i32:{ *:[i32] }:$y, i32:{ *:[i32] }:$x)) - Complexity = 17
// Dst: (BFI_INT_eg:{ *:[i32] } ?:{ *:[i32] }:$x, ?:{ *:[i32] }:$y, ?:{ *:[i32] }:$z)
/* 3344*/ /*Scope*/ 104, /*->3449*/
/* 3345*/ OPC_CheckChild0Same, 0,
/* 3347*/ OPC_RecordChild1, // #2 = $y
/* 3348*/ OPC_MoveParent,
/* 3349*/ OPC_CheckType, MVT::i32,
/* 3351*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 3353*/ OPC_EmitInteger, MVT::i32, 0,
/* 3356*/ OPC_EmitInteger, MVT::i32, 0,
/* 3359*/ OPC_EmitInteger, MVT::i32, 0,
/* 3362*/ OPC_EmitInteger, MVT::i32, 0,
/* 3365*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 3377*/ OPC_EmitInteger, MVT::i32, 0,
/* 3380*/ OPC_EmitInteger, MVT::i32, 0,
/* 3383*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 3395*/ OPC_EmitInteger, MVT::i32, 0,
/* 3398*/ OPC_EmitInteger, MVT::i32, 0,
/* 3401*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 3413*/ OPC_EmitInteger, MVT::i32, 1,
/* 3416*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 3419*/ OPC_EmitInteger, MVT::i32, 0,
/* 3422*/ OPC_EmitInteger, MVT::i32, 0,
/* 3425*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17,
// Src: (or:{ *:[i32] } (and:{ *:[i32] } (xor:{ *:[i32] } i32:{ *:[i32] }:$x, -1:{ *:[i32] }), i32:{ *:[i32] }:$z), (and:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$y)) - Complexity = 17
// Dst: (BFI_INT_eg:{ *:[i32] } ?:{ *:[i32] }:$x, ?:{ *:[i32] }:$y, ?:{ *:[i32] }:$z)
/* 3449*/ 0, /*End of Scope*/
/* 3450*/ /*Scope*/ 39|128,14/*1831*/, /*->5283*/
/* 3452*/ OPC_RecordChild0, // #0 = $y
/* 3453*/ OPC_Scope, 72|128,9/*1224*/, /*->4680*/ // 2 children in Scope
/* 3456*/ OPC_RecordChild1, // #1 = $x
/* 3457*/ OPC_MoveParent,
/* 3458*/ OPC_MoveChild1,
/* 3459*/ OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/* 3462*/ OPC_Scope, 46|128,2/*302*/, /*->3767*/ // 4 children in Scope
/* 3465*/ OPC_RecordChild0, // #2 = $z
/* 3466*/ OPC_MoveChild1,
/* 3467*/ OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/* 3470*/ OPC_CheckChild0Same, 1,
/* 3472*/ OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 3483*/ OPC_MoveParent,
/* 3484*/ OPC_MoveParent,
/* 3485*/ OPC_CheckType, MVT::i64,
/* 3487*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 3489*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 3492*/ OPC_EmitInteger, MVT::i32, 0,
/* 3495*/ OPC_EmitInteger, MVT::i32, 0,
/* 3498*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 3501*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 6, // Results = #7
/* 3509*/ OPC_EmitInteger, MVT::i32, 0,
/* 3512*/ OPC_EmitInteger, MVT::i32, 0,
/* 3515*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 3527*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 3530*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 11, // Results = #12
/* 3538*/ OPC_EmitInteger, MVT::i32, 0,
/* 3541*/ OPC_EmitInteger, MVT::i32, 0,
/* 3544*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 3556*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 3559*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 16, // Results = #17
/* 3567*/ OPC_EmitInteger, MVT::i32, 0,
/* 3570*/ OPC_EmitInteger, MVT::i32, 0,
/* 3573*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 3585*/ OPC_EmitInteger, MVT::i32, 1,
/* 3588*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 3591*/ OPC_EmitInteger, MVT::i32, 0,
/* 3594*/ OPC_EmitInteger, MVT::i32, 0,
/* 3597*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 7, 8, 9, 10, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, // Results = #25
/* 3621*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 3624*/ OPC_EmitInteger, MVT::i32, 0,
/* 3627*/ OPC_EmitInteger, MVT::i32, 0,
/* 3630*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 3633*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 29, // Results = #30
/* 3641*/ OPC_EmitInteger, MVT::i32, 0,
/* 3644*/ OPC_EmitInteger, MVT::i32, 0,
/* 3647*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 3659*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 3662*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 34, // Results = #35
/* 3670*/ OPC_EmitInteger, MVT::i32, 0,
/* 3673*/ OPC_EmitInteger, MVT::i32, 0,
/* 3676*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 3688*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 3691*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 39, // Results = #40
/* 3699*/ OPC_EmitInteger, MVT::i32, 0,
/* 3702*/ OPC_EmitInteger, MVT::i32, 0,
/* 3705*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 3717*/ OPC_EmitInteger, MVT::i32, 1,
/* 3720*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 3723*/ OPC_EmitInteger, MVT::i32, 0,
/* 3726*/ OPC_EmitInteger, MVT::i32, 0,
/* 3729*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 27, 28, 30, 31, 32, 33, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, // Results = #48
/* 3753*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 3756*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 25, 26, 48, 49,
// Src: (or:{ *:[i64] } (and:{ *:[i64] } i64:{ *:[i64] }:$y, i64:{ *:[i64] }:$x), (and:{ *:[i64] } i64:{ *:[i64] }:$z, (xor:{ *:[i64] } i64:{ *:[i64] }:$x, -1:{ *:[i64] }))) - Complexity = 17
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 3767*/ /*Scope*/ 46|128,2/*302*/, /*->4071*/
/* 3769*/ OPC_MoveChild0,
/* 3770*/ OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/* 3773*/ OPC_CheckChild0Same, 1,
/* 3775*/ OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 3786*/ OPC_MoveParent,
/* 3787*/ OPC_RecordChild1, // #2 = $z
/* 3788*/ OPC_MoveParent,
/* 3789*/ OPC_CheckType, MVT::i64,
/* 3791*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 3793*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 3796*/ OPC_EmitInteger, MVT::i32, 0,
/* 3799*/ OPC_EmitInteger, MVT::i32, 0,
/* 3802*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 3805*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 6, // Results = #7
/* 3813*/ OPC_EmitInteger, MVT::i32, 0,
/* 3816*/ OPC_EmitInteger, MVT::i32, 0,
/* 3819*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 3831*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 3834*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 11, // Results = #12
/* 3842*/ OPC_EmitInteger, MVT::i32, 0,
/* 3845*/ OPC_EmitInteger, MVT::i32, 0,
/* 3848*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 3860*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 3863*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 16, // Results = #17
/* 3871*/ OPC_EmitInteger, MVT::i32, 0,
/* 3874*/ OPC_EmitInteger, MVT::i32, 0,
/* 3877*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 3889*/ OPC_EmitInteger, MVT::i32, 1,
/* 3892*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 3895*/ OPC_EmitInteger, MVT::i32, 0,
/* 3898*/ OPC_EmitInteger, MVT::i32, 0,
/* 3901*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 7, 8, 9, 10, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, // Results = #25
/* 3925*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 3928*/ OPC_EmitInteger, MVT::i32, 0,
/* 3931*/ OPC_EmitInteger, MVT::i32, 0,
/* 3934*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 3937*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 29, // Results = #30
/* 3945*/ OPC_EmitInteger, MVT::i32, 0,
/* 3948*/ OPC_EmitInteger, MVT::i32, 0,
/* 3951*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 3963*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 3966*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 34, // Results = #35
/* 3974*/ OPC_EmitInteger, MVT::i32, 0,
/* 3977*/ OPC_EmitInteger, MVT::i32, 0,
/* 3980*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 3992*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 3995*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 39, // Results = #40
/* 4003*/ OPC_EmitInteger, MVT::i32, 0,
/* 4006*/ OPC_EmitInteger, MVT::i32, 0,
/* 4009*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 4021*/ OPC_EmitInteger, MVT::i32, 1,
/* 4024*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 4027*/ OPC_EmitInteger, MVT::i32, 0,
/* 4030*/ OPC_EmitInteger, MVT::i32, 0,
/* 4033*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 27, 28, 30, 31, 32, 33, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, // Results = #48
/* 4057*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 4060*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 25, 26, 48, 49,
// Src: (or:{ *:[i64] } (and:{ *:[i64] } i64:{ *:[i64] }:$y, i64:{ *:[i64] }:$x), (and:{ *:[i64] } (xor:{ *:[i64] } i64:{ *:[i64] }:$x, -1:{ *:[i64] }), i64:{ *:[i64] }:$z)) - Complexity = 17
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 4071*/ /*Scope*/ 46|128,2/*302*/, /*->4375*/
/* 4073*/ OPC_RecordChild0, // #2 = $z
/* 4074*/ OPC_MoveChild1,
/* 4075*/ OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/* 4078*/ OPC_CheckChild0Same, 0,
/* 4080*/ OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 4091*/ OPC_MoveParent,
/* 4092*/ OPC_MoveParent,
/* 4093*/ OPC_CheckType, MVT::i64,
/* 4095*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 4097*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 4100*/ OPC_EmitInteger, MVT::i32, 0,
/* 4103*/ OPC_EmitInteger, MVT::i32, 0,
/* 4106*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 4109*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 6, // Results = #7
/* 4117*/ OPC_EmitInteger, MVT::i32, 0,
/* 4120*/ OPC_EmitInteger, MVT::i32, 0,
/* 4123*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 4135*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 4138*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 11, // Results = #12
/* 4146*/ OPC_EmitInteger, MVT::i32, 0,
/* 4149*/ OPC_EmitInteger, MVT::i32, 0,
/* 4152*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 4164*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 4167*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 16, // Results = #17
/* 4175*/ OPC_EmitInteger, MVT::i32, 0,
/* 4178*/ OPC_EmitInteger, MVT::i32, 0,
/* 4181*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 4193*/ OPC_EmitInteger, MVT::i32, 1,
/* 4196*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 4199*/ OPC_EmitInteger, MVT::i32, 0,
/* 4202*/ OPC_EmitInteger, MVT::i32, 0,
/* 4205*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 7, 8, 9, 10, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, // Results = #25
/* 4229*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 4232*/ OPC_EmitInteger, MVT::i32, 0,
/* 4235*/ OPC_EmitInteger, MVT::i32, 0,
/* 4238*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 4241*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 29, // Results = #30
/* 4249*/ OPC_EmitInteger, MVT::i32, 0,
/* 4252*/ OPC_EmitInteger, MVT::i32, 0,
/* 4255*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 4267*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 4270*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 34, // Results = #35
/* 4278*/ OPC_EmitInteger, MVT::i32, 0,
/* 4281*/ OPC_EmitInteger, MVT::i32, 0,
/* 4284*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 4296*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 4299*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 39, // Results = #40
/* 4307*/ OPC_EmitInteger, MVT::i32, 0,
/* 4310*/ OPC_EmitInteger, MVT::i32, 0,
/* 4313*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 4325*/ OPC_EmitInteger, MVT::i32, 1,
/* 4328*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 4331*/ OPC_EmitInteger, MVT::i32, 0,
/* 4334*/ OPC_EmitInteger, MVT::i32, 0,
/* 4337*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 27, 28, 30, 31, 32, 33, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, // Results = #48
/* 4361*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 4364*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 25, 26, 48, 49,
// Src: (or:{ *:[i64] } (and:{ *:[i64] } i64:{ *:[i64] }:$x, i64:{ *:[i64] }:$y), (and:{ *:[i64] } i64:{ *:[i64] }:$z, (xor:{ *:[i64] } i64:{ *:[i64] }:$x, -1:{ *:[i64] }))) - Complexity = 17
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 4375*/ /*Scope*/ 46|128,2/*302*/, /*->4679*/
/* 4377*/ OPC_MoveChild0,
/* 4378*/ OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/* 4381*/ OPC_CheckChild0Same, 0,
/* 4383*/ OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 4394*/ OPC_MoveParent,
/* 4395*/ OPC_RecordChild1, // #2 = $z
/* 4396*/ OPC_MoveParent,
/* 4397*/ OPC_CheckType, MVT::i64,
/* 4399*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 4401*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 4404*/ OPC_EmitInteger, MVT::i32, 0,
/* 4407*/ OPC_EmitInteger, MVT::i32, 0,
/* 4410*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 4413*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 6, // Results = #7
/* 4421*/ OPC_EmitInteger, MVT::i32, 0,
/* 4424*/ OPC_EmitInteger, MVT::i32, 0,
/* 4427*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 4439*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 4442*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 11, // Results = #12
/* 4450*/ OPC_EmitInteger, MVT::i32, 0,
/* 4453*/ OPC_EmitInteger, MVT::i32, 0,
/* 4456*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 4468*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 4471*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 16, // Results = #17
/* 4479*/ OPC_EmitInteger, MVT::i32, 0,
/* 4482*/ OPC_EmitInteger, MVT::i32, 0,
/* 4485*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 4497*/ OPC_EmitInteger, MVT::i32, 1,
/* 4500*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 4503*/ OPC_EmitInteger, MVT::i32, 0,
/* 4506*/ OPC_EmitInteger, MVT::i32, 0,
/* 4509*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 7, 8, 9, 10, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, // Results = #25
/* 4533*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 4536*/ OPC_EmitInteger, MVT::i32, 0,
/* 4539*/ OPC_EmitInteger, MVT::i32, 0,
/* 4542*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 4545*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 29, // Results = #30
/* 4553*/ OPC_EmitInteger, MVT::i32, 0,
/* 4556*/ OPC_EmitInteger, MVT::i32, 0,
/* 4559*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 4571*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 4574*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 34, // Results = #35
/* 4582*/ OPC_EmitInteger, MVT::i32, 0,
/* 4585*/ OPC_EmitInteger, MVT::i32, 0,
/* 4588*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 4600*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 4603*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 39, // Results = #40
/* 4611*/ OPC_EmitInteger, MVT::i32, 0,
/* 4614*/ OPC_EmitInteger, MVT::i32, 0,
/* 4617*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 4629*/ OPC_EmitInteger, MVT::i32, 1,
/* 4632*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 4635*/ OPC_EmitInteger, MVT::i32, 0,
/* 4638*/ OPC_EmitInteger, MVT::i32, 0,
/* 4641*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 27, 28, 30, 31, 32, 33, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, // Results = #48
/* 4665*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 4668*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 25, 26, 48, 49,
// Src: (or:{ *:[i64] } (and:{ *:[i64] } i64:{ *:[i64] }:$x, i64:{ *:[i64] }:$y), (and:{ *:[i64] } (xor:{ *:[i64] } i64:{ *:[i64] }:$x, -1:{ *:[i64] }), i64:{ *:[i64] }:$z)) - Complexity = 17
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 4679*/ 0, /*End of Scope*/
/* 4680*/ /*Scope*/ 88|128,4/*600*/, /*->5282*/
/* 4682*/ OPC_MoveChild1,
/* 4683*/ OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/* 4686*/ OPC_RecordChild0, // #1 = $x
/* 4687*/ OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 4698*/ OPC_MoveParent,
/* 4699*/ OPC_MoveParent,
/* 4700*/ OPC_MoveChild1,
/* 4701*/ OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/* 4704*/ OPC_Scope, 30|128,2/*286*/, /*->4993*/ // 2 children in Scope
/* 4707*/ OPC_RecordChild0, // #2 = $y
/* 4708*/ OPC_CheckChild1Same, 1,
/* 4710*/ OPC_MoveParent,
/* 4711*/ OPC_CheckType, MVT::i64,
/* 4713*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 4715*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 4718*/ OPC_EmitInteger, MVT::i32, 0,
/* 4721*/ OPC_EmitInteger, MVT::i32, 0,
/* 4724*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 4727*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 6, // Results = #7
/* 4735*/ OPC_EmitInteger, MVT::i32, 0,
/* 4738*/ OPC_EmitInteger, MVT::i32, 0,
/* 4741*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 4753*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 4756*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 11, // Results = #12
/* 4764*/ OPC_EmitInteger, MVT::i32, 0,
/* 4767*/ OPC_EmitInteger, MVT::i32, 0,
/* 4770*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 4782*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 4785*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 16, // Results = #17
/* 4793*/ OPC_EmitInteger, MVT::i32, 0,
/* 4796*/ OPC_EmitInteger, MVT::i32, 0,
/* 4799*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 4811*/ OPC_EmitInteger, MVT::i32, 1,
/* 4814*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 4817*/ OPC_EmitInteger, MVT::i32, 0,
/* 4820*/ OPC_EmitInteger, MVT::i32, 0,
/* 4823*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 7, 8, 9, 10, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, // Results = #25
/* 4847*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 4850*/ OPC_EmitInteger, MVT::i32, 0,
/* 4853*/ OPC_EmitInteger, MVT::i32, 0,
/* 4856*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 4859*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 29, // Results = #30
/* 4867*/ OPC_EmitInteger, MVT::i32, 0,
/* 4870*/ OPC_EmitInteger, MVT::i32, 0,
/* 4873*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 4885*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 4888*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 34, // Results = #35
/* 4896*/ OPC_EmitInteger, MVT::i32, 0,
/* 4899*/ OPC_EmitInteger, MVT::i32, 0,
/* 4902*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 4914*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 4917*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 39, // Results = #40
/* 4925*/ OPC_EmitInteger, MVT::i32, 0,
/* 4928*/ OPC_EmitInteger, MVT::i32, 0,
/* 4931*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 4943*/ OPC_EmitInteger, MVT::i32, 1,
/* 4946*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 4949*/ OPC_EmitInteger, MVT::i32, 0,
/* 4952*/ OPC_EmitInteger, MVT::i32, 0,
/* 4955*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 27, 28, 30, 31, 32, 33, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, // Results = #48
/* 4979*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 4982*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 25, 26, 48, 49,
// Src: (or:{ *:[i64] } (and:{ *:[i64] } i64:{ *:[i64] }:$z, (xor:{ *:[i64] } i64:{ *:[i64] }:$x, -1:{ *:[i64] })), (and:{ *:[i64] } i64:{ *:[i64] }:$y, i64:{ *:[i64] }:$x)) - Complexity = 17
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 4993*/ /*Scope*/ 30|128,2/*286*/, /*->5281*/
/* 4995*/ OPC_CheckChild0Same, 1,
/* 4997*/ OPC_RecordChild1, // #2 = $y
/* 4998*/ OPC_MoveParent,
/* 4999*/ OPC_CheckType, MVT::i64,
/* 5001*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 5003*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 5006*/ OPC_EmitInteger, MVT::i32, 0,
/* 5009*/ OPC_EmitInteger, MVT::i32, 0,
/* 5012*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 5015*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 6, // Results = #7
/* 5023*/ OPC_EmitInteger, MVT::i32, 0,
/* 5026*/ OPC_EmitInteger, MVT::i32, 0,
/* 5029*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 5041*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 5044*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 11, // Results = #12
/* 5052*/ OPC_EmitInteger, MVT::i32, 0,
/* 5055*/ OPC_EmitInteger, MVT::i32, 0,
/* 5058*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 5070*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 5073*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 16, // Results = #17
/* 5081*/ OPC_EmitInteger, MVT::i32, 0,
/* 5084*/ OPC_EmitInteger, MVT::i32, 0,
/* 5087*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 5099*/ OPC_EmitInteger, MVT::i32, 1,
/* 5102*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 5105*/ OPC_EmitInteger, MVT::i32, 0,
/* 5108*/ OPC_EmitInteger, MVT::i32, 0,
/* 5111*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 7, 8, 9, 10, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, // Results = #25
/* 5135*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 5138*/ OPC_EmitInteger, MVT::i32, 0,
/* 5141*/ OPC_EmitInteger, MVT::i32, 0,
/* 5144*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 5147*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 29, // Results = #30
/* 5155*/ OPC_EmitInteger, MVT::i32, 0,
/* 5158*/ OPC_EmitInteger, MVT::i32, 0,
/* 5161*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 5173*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 5176*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 34, // Results = #35
/* 5184*/ OPC_EmitInteger, MVT::i32, 0,
/* 5187*/ OPC_EmitInteger, MVT::i32, 0,
/* 5190*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 5202*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 5205*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 39, // Results = #40
/* 5213*/ OPC_EmitInteger, MVT::i32, 0,
/* 5216*/ OPC_EmitInteger, MVT::i32, 0,
/* 5219*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 5231*/ OPC_EmitInteger, MVT::i32, 1,
/* 5234*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 5237*/ OPC_EmitInteger, MVT::i32, 0,
/* 5240*/ OPC_EmitInteger, MVT::i32, 0,
/* 5243*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 27, 28, 30, 31, 32, 33, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, // Results = #48
/* 5267*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 5270*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 25, 26, 48, 49,
// Src: (or:{ *:[i64] } (and:{ *:[i64] } i64:{ *:[i64] }:$z, (xor:{ *:[i64] } i64:{ *:[i64] }:$x, -1:{ *:[i64] })), (and:{ *:[i64] } i64:{ *:[i64] }:$x, i64:{ *:[i64] }:$y)) - Complexity = 17
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 5281*/ 0, /*End of Scope*/
/* 5282*/ 0, /*End of Scope*/
/* 5283*/ /*Scope*/ 89|128,4/*601*/, /*->5886*/
/* 5285*/ OPC_MoveChild0,
/* 5286*/ OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/* 5289*/ OPC_RecordChild0, // #0 = $x
/* 5290*/ OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 5301*/ OPC_MoveParent,
/* 5302*/ OPC_RecordChild1, // #1 = $z
/* 5303*/ OPC_MoveParent,
/* 5304*/ OPC_MoveChild1,
/* 5305*/ OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/* 5308*/ OPC_Scope, 30|128,2/*286*/, /*->5597*/ // 2 children in Scope
/* 5311*/ OPC_RecordChild0, // #2 = $y
/* 5312*/ OPC_CheckChild1Same, 0,
/* 5314*/ OPC_MoveParent,
/* 5315*/ OPC_CheckType, MVT::i64,
/* 5317*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 5319*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 5322*/ OPC_EmitInteger, MVT::i32, 0,
/* 5325*/ OPC_EmitInteger, MVT::i32, 0,
/* 5328*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 5331*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 6, // Results = #7
/* 5339*/ OPC_EmitInteger, MVT::i32, 0,
/* 5342*/ OPC_EmitInteger, MVT::i32, 0,
/* 5345*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 5357*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 5360*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 11, // Results = #12
/* 5368*/ OPC_EmitInteger, MVT::i32, 0,
/* 5371*/ OPC_EmitInteger, MVT::i32, 0,
/* 5374*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 5386*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 5389*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 16, // Results = #17
/* 5397*/ OPC_EmitInteger, MVT::i32, 0,
/* 5400*/ OPC_EmitInteger, MVT::i32, 0,
/* 5403*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 5415*/ OPC_EmitInteger, MVT::i32, 1,
/* 5418*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 5421*/ OPC_EmitInteger, MVT::i32, 0,
/* 5424*/ OPC_EmitInteger, MVT::i32, 0,
/* 5427*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 7, 8, 9, 10, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, // Results = #25
/* 5451*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 5454*/ OPC_EmitInteger, MVT::i32, 0,
/* 5457*/ OPC_EmitInteger, MVT::i32, 0,
/* 5460*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 5463*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 29, // Results = #30
/* 5471*/ OPC_EmitInteger, MVT::i32, 0,
/* 5474*/ OPC_EmitInteger, MVT::i32, 0,
/* 5477*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 5489*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 5492*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 34, // Results = #35
/* 5500*/ OPC_EmitInteger, MVT::i32, 0,
/* 5503*/ OPC_EmitInteger, MVT::i32, 0,
/* 5506*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 5518*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 5521*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 39, // Results = #40
/* 5529*/ OPC_EmitInteger, MVT::i32, 0,
/* 5532*/ OPC_EmitInteger, MVT::i32, 0,
/* 5535*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 5547*/ OPC_EmitInteger, MVT::i32, 1,
/* 5550*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 5553*/ OPC_EmitInteger, MVT::i32, 0,
/* 5556*/ OPC_EmitInteger, MVT::i32, 0,
/* 5559*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 27, 28, 30, 31, 32, 33, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, // Results = #48
/* 5583*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 5586*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 25, 26, 48, 49,
// Src: (or:{ *:[i64] } (and:{ *:[i64] } (xor:{ *:[i64] } i64:{ *:[i64] }:$x, -1:{ *:[i64] }), i64:{ *:[i64] }:$z), (and:{ *:[i64] } i64:{ *:[i64] }:$y, i64:{ *:[i64] }:$x)) - Complexity = 17
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 5597*/ /*Scope*/ 30|128,2/*286*/, /*->5885*/
/* 5599*/ OPC_CheckChild0Same, 0,
/* 5601*/ OPC_RecordChild1, // #2 = $y
/* 5602*/ OPC_MoveParent,
/* 5603*/ OPC_CheckType, MVT::i64,
/* 5605*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 5607*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 5610*/ OPC_EmitInteger, MVT::i32, 0,
/* 5613*/ OPC_EmitInteger, MVT::i32, 0,
/* 5616*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 5619*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 6, // Results = #7
/* 5627*/ OPC_EmitInteger, MVT::i32, 0,
/* 5630*/ OPC_EmitInteger, MVT::i32, 0,
/* 5633*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 5645*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 5648*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 11, // Results = #12
/* 5656*/ OPC_EmitInteger, MVT::i32, 0,
/* 5659*/ OPC_EmitInteger, MVT::i32, 0,
/* 5662*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 5674*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 5677*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 16, // Results = #17
/* 5685*/ OPC_EmitInteger, MVT::i32, 0,
/* 5688*/ OPC_EmitInteger, MVT::i32, 0,
/* 5691*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 5703*/ OPC_EmitInteger, MVT::i32, 1,
/* 5706*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 5709*/ OPC_EmitInteger, MVT::i32, 0,
/* 5712*/ OPC_EmitInteger, MVT::i32, 0,
/* 5715*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 7, 8, 9, 10, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, // Results = #25
/* 5739*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 5742*/ OPC_EmitInteger, MVT::i32, 0,
/* 5745*/ OPC_EmitInteger, MVT::i32, 0,
/* 5748*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 5751*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 29, // Results = #30
/* 5759*/ OPC_EmitInteger, MVT::i32, 0,
/* 5762*/ OPC_EmitInteger, MVT::i32, 0,
/* 5765*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 5777*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 5780*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 34, // Results = #35
/* 5788*/ OPC_EmitInteger, MVT::i32, 0,
/* 5791*/ OPC_EmitInteger, MVT::i32, 0,
/* 5794*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 5806*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 5809*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 39, // Results = #40
/* 5817*/ OPC_EmitInteger, MVT::i32, 0,
/* 5820*/ OPC_EmitInteger, MVT::i32, 0,
/* 5823*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 5835*/ OPC_EmitInteger, MVT::i32, 1,
/* 5838*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 5841*/ OPC_EmitInteger, MVT::i32, 0,
/* 5844*/ OPC_EmitInteger, MVT::i32, 0,
/* 5847*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 27, 28, 30, 31, 32, 33, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, // Results = #48
/* 5871*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 5874*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 25, 26, 48, 49,
// Src: (or:{ *:[i64] } (and:{ *:[i64] } (xor:{ *:[i64] } i64:{ *:[i64] }:$x, -1:{ *:[i64] }), i64:{ *:[i64] }:$z), (and:{ *:[i64] } i64:{ *:[i64] }:$x, i64:{ *:[i64] }:$y)) - Complexity = 17
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 5885*/ 0, /*End of Scope*/
/* 5886*/ /*Scope*/ 18|128,19/*2450*/, /*->8338*/
/* 5888*/ OPC_RecordChild0, // #0 = $x
/* 5889*/ OPC_Scope, 30|128,13/*1694*/, /*->7586*/ // 2 children in Scope
/* 5892*/ OPC_RecordChild1, // #1 = $z
/* 5893*/ OPC_MoveParent,
/* 5894*/ OPC_MoveChild1,
/* 5895*/ OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/* 5898*/ OPC_Scope, 35|128,3/*419*/, /*->6320*/ // 4 children in Scope
/* 5901*/ OPC_RecordChild0, // #2 = $y
/* 5902*/ OPC_MoveChild1,
/* 5903*/ OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/* 5906*/ OPC_Scope, 76|128,1/*204*/, /*->6113*/ // 2 children in Scope
/* 5909*/ OPC_CheckChild0Same, 0,
/* 5911*/ OPC_CheckChild1Same, 1,
/* 5913*/ OPC_MoveParent,
/* 5914*/ OPC_MoveParent,
/* 5915*/ OPC_CheckType, MVT::i32,
/* 5917*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 5919*/ OPC_EmitInteger, MVT::i32, 0,
/* 5922*/ OPC_EmitInteger, MVT::i32, 0,
/* 5925*/ OPC_EmitInteger, MVT::i32, 0,
/* 5928*/ OPC_EmitInteger, MVT::i32, 0,
/* 5931*/ OPC_EmitInteger, MVT::i32, 1,
/* 5934*/ OPC_EmitInteger, MVT::i32, 0,
/* 5937*/ OPC_EmitInteger, MVT::i32, 0,
/* 5940*/ OPC_EmitInteger, MVT::i32, 0,
/* 5943*/ OPC_EmitInteger, MVT::i32, 0,
/* 5946*/ OPC_EmitInteger, MVT::i32, 0,
/* 5949*/ OPC_EmitInteger, MVT::i32, 0,
/* 5952*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 5964*/ OPC_EmitInteger, MVT::i32, 0,
/* 5967*/ OPC_EmitInteger, MVT::i32, 0,
/* 5970*/ OPC_EmitInteger, MVT::i32, 0,
/* 5973*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 5985*/ OPC_EmitInteger, MVT::i32, 1,
/* 5988*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 5991*/ OPC_EmitInteger, MVT::i32, 0,
/* 5994*/ OPC_EmitInteger, MVT::i32, 0,
/* 5997*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22, // Results = #23
/* 6023*/ OPC_EmitInteger, MVT::i32, 0,
/* 6026*/ OPC_EmitInteger, MVT::i32, 0,
/* 6029*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 6041*/ OPC_EmitInteger, MVT::i32, 0,
/* 6044*/ OPC_EmitInteger, MVT::i32, 0,
/* 6047*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 6059*/ OPC_EmitInteger, MVT::i32, 0,
/* 6062*/ OPC_EmitInteger, MVT::i32, 0,
/* 6065*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 6077*/ OPC_EmitInteger, MVT::i32, 1,
/* 6080*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 6083*/ OPC_EmitInteger, MVT::i32, 0,
/* 6086*/ OPC_EmitInteger, MVT::i32, 0,
/* 6089*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36,
// Src: (or:{ *:[i32] } (and:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$z), (and:{ *:[i32] } i32:{ *:[i32] }:$y, (or:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$z))) - Complexity = 12
// Dst: (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$y), i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$y)
/* 6113*/ /*Scope*/ 76|128,1/*204*/, /*->6319*/
/* 6115*/ OPC_CheckChild0Same, 1,
/* 6117*/ OPC_CheckChild1Same, 0,
/* 6119*/ OPC_MoveParent,
/* 6120*/ OPC_MoveParent,
/* 6121*/ OPC_CheckType, MVT::i32,
/* 6123*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 6125*/ OPC_EmitInteger, MVT::i32, 0,
/* 6128*/ OPC_EmitInteger, MVT::i32, 0,
/* 6131*/ OPC_EmitInteger, MVT::i32, 0,
/* 6134*/ OPC_EmitInteger, MVT::i32, 0,
/* 6137*/ OPC_EmitInteger, MVT::i32, 1,
/* 6140*/ OPC_EmitInteger, MVT::i32, 0,
/* 6143*/ OPC_EmitInteger, MVT::i32, 0,
/* 6146*/ OPC_EmitInteger, MVT::i32, 0,
/* 6149*/ OPC_EmitInteger, MVT::i32, 0,
/* 6152*/ OPC_EmitInteger, MVT::i32, 0,
/* 6155*/ OPC_EmitInteger, MVT::i32, 0,
/* 6158*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 6170*/ OPC_EmitInteger, MVT::i32, 0,
/* 6173*/ OPC_EmitInteger, MVT::i32, 0,
/* 6176*/ OPC_EmitInteger, MVT::i32, 0,
/* 6179*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 6191*/ OPC_EmitInteger, MVT::i32, 1,
/* 6194*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 6197*/ OPC_EmitInteger, MVT::i32, 0,
/* 6200*/ OPC_EmitInteger, MVT::i32, 0,
/* 6203*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22, // Results = #23
/* 6229*/ OPC_EmitInteger, MVT::i32, 0,
/* 6232*/ OPC_EmitInteger, MVT::i32, 0,
/* 6235*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 6247*/ OPC_EmitInteger, MVT::i32, 0,
/* 6250*/ OPC_EmitInteger, MVT::i32, 0,
/* 6253*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 6265*/ OPC_EmitInteger, MVT::i32, 0,
/* 6268*/ OPC_EmitInteger, MVT::i32, 0,
/* 6271*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 6283*/ OPC_EmitInteger, MVT::i32, 1,
/* 6286*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 6289*/ OPC_EmitInteger, MVT::i32, 0,
/* 6292*/ OPC_EmitInteger, MVT::i32, 0,
/* 6295*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36,
// Src: (or:{ *:[i32] } (and:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$z), (and:{ *:[i32] } i32:{ *:[i32] }:$y, (or:{ *:[i32] } i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$x))) - Complexity = 12
// Dst: (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$y), i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$y)
/* 6319*/ 0, /*End of Scope*/
/* 6320*/ /*Scope*/ 36|128,3/*420*/, /*->6742*/
/* 6322*/ OPC_MoveChild0,
/* 6323*/ OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/* 6326*/ OPC_Scope, 77|128,1/*205*/, /*->6534*/ // 2 children in Scope
/* 6329*/ OPC_CheckChild0Same, 0,
/* 6331*/ OPC_CheckChild1Same, 1,
/* 6333*/ OPC_MoveParent,
/* 6334*/ OPC_RecordChild1, // #2 = $y
/* 6335*/ OPC_MoveParent,
/* 6336*/ OPC_CheckType, MVT::i32,
/* 6338*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 6340*/ OPC_EmitInteger, MVT::i32, 0,
/* 6343*/ OPC_EmitInteger, MVT::i32, 0,
/* 6346*/ OPC_EmitInteger, MVT::i32, 0,
/* 6349*/ OPC_EmitInteger, MVT::i32, 0,
/* 6352*/ OPC_EmitInteger, MVT::i32, 1,
/* 6355*/ OPC_EmitInteger, MVT::i32, 0,
/* 6358*/ OPC_EmitInteger, MVT::i32, 0,
/* 6361*/ OPC_EmitInteger, MVT::i32, 0,
/* 6364*/ OPC_EmitInteger, MVT::i32, 0,
/* 6367*/ OPC_EmitInteger, MVT::i32, 0,
/* 6370*/ OPC_EmitInteger, MVT::i32, 0,
/* 6373*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 6385*/ OPC_EmitInteger, MVT::i32, 0,
/* 6388*/ OPC_EmitInteger, MVT::i32, 0,
/* 6391*/ OPC_EmitInteger, MVT::i32, 0,
/* 6394*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 6406*/ OPC_EmitInteger, MVT::i32, 1,
/* 6409*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 6412*/ OPC_EmitInteger, MVT::i32, 0,
/* 6415*/ OPC_EmitInteger, MVT::i32, 0,
/* 6418*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22, // Results = #23
/* 6444*/ OPC_EmitInteger, MVT::i32, 0,
/* 6447*/ OPC_EmitInteger, MVT::i32, 0,
/* 6450*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 6462*/ OPC_EmitInteger, MVT::i32, 0,
/* 6465*/ OPC_EmitInteger, MVT::i32, 0,
/* 6468*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 6480*/ OPC_EmitInteger, MVT::i32, 0,
/* 6483*/ OPC_EmitInteger, MVT::i32, 0,
/* 6486*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 6498*/ OPC_EmitInteger, MVT::i32, 1,
/* 6501*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 6504*/ OPC_EmitInteger, MVT::i32, 0,
/* 6507*/ OPC_EmitInteger, MVT::i32, 0,
/* 6510*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36,
// Src: (or:{ *:[i32] } (and:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$z), (and:{ *:[i32] } (or:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$z), i32:{ *:[i32] }:$y)) - Complexity = 12
// Dst: (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$y), i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$y)
/* 6534*/ /*Scope*/ 77|128,1/*205*/, /*->6741*/
/* 6536*/ OPC_CheckChild0Same, 1,
/* 6538*/ OPC_CheckChild1Same, 0,
/* 6540*/ OPC_MoveParent,
/* 6541*/ OPC_RecordChild1, // #2 = $y
/* 6542*/ OPC_MoveParent,
/* 6543*/ OPC_CheckType, MVT::i32,
/* 6545*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 6547*/ OPC_EmitInteger, MVT::i32, 0,
/* 6550*/ OPC_EmitInteger, MVT::i32, 0,
/* 6553*/ OPC_EmitInteger, MVT::i32, 0,
/* 6556*/ OPC_EmitInteger, MVT::i32, 0,
/* 6559*/ OPC_EmitInteger, MVT::i32, 1,
/* 6562*/ OPC_EmitInteger, MVT::i32, 0,
/* 6565*/ OPC_EmitInteger, MVT::i32, 0,
/* 6568*/ OPC_EmitInteger, MVT::i32, 0,
/* 6571*/ OPC_EmitInteger, MVT::i32, 0,
/* 6574*/ OPC_EmitInteger, MVT::i32, 0,
/* 6577*/ OPC_EmitInteger, MVT::i32, 0,
/* 6580*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 6592*/ OPC_EmitInteger, MVT::i32, 0,
/* 6595*/ OPC_EmitInteger, MVT::i32, 0,
/* 6598*/ OPC_EmitInteger, MVT::i32, 0,
/* 6601*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 6613*/ OPC_EmitInteger, MVT::i32, 1,
/* 6616*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 6619*/ OPC_EmitInteger, MVT::i32, 0,
/* 6622*/ OPC_EmitInteger, MVT::i32, 0,
/* 6625*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22, // Results = #23
/* 6651*/ OPC_EmitInteger, MVT::i32, 0,
/* 6654*/ OPC_EmitInteger, MVT::i32, 0,
/* 6657*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 6669*/ OPC_EmitInteger, MVT::i32, 0,
/* 6672*/ OPC_EmitInteger, MVT::i32, 0,
/* 6675*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 6687*/ OPC_EmitInteger, MVT::i32, 0,
/* 6690*/ OPC_EmitInteger, MVT::i32, 0,
/* 6693*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 6705*/ OPC_EmitInteger, MVT::i32, 1,
/* 6708*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 6711*/ OPC_EmitInteger, MVT::i32, 0,
/* 6714*/ OPC_EmitInteger, MVT::i32, 0,
/* 6717*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36,
// Src: (or:{ *:[i32] } (and:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$z), (and:{ *:[i32] } (or:{ *:[i32] } i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$x), i32:{ *:[i32] }:$y)) - Complexity = 12
// Dst: (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$y), i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$y)
/* 6741*/ 0, /*End of Scope*/
/* 6742*/ /*Scope*/ 35|128,3/*419*/, /*->7163*/
/* 6744*/ OPC_RecordChild0, // #2 = $y
/* 6745*/ OPC_MoveChild1,
/* 6746*/ OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/* 6749*/ OPC_Scope, 76|128,1/*204*/, /*->6956*/ // 2 children in Scope
/* 6752*/ OPC_CheckChild0Same, 1,
/* 6754*/ OPC_CheckChild1Same, 0,
/* 6756*/ OPC_MoveParent,
/* 6757*/ OPC_MoveParent,
/* 6758*/ OPC_CheckType, MVT::i32,
/* 6760*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 6762*/ OPC_EmitInteger, MVT::i32, 0,
/* 6765*/ OPC_EmitInteger, MVT::i32, 0,
/* 6768*/ OPC_EmitInteger, MVT::i32, 0,
/* 6771*/ OPC_EmitInteger, MVT::i32, 0,
/* 6774*/ OPC_EmitInteger, MVT::i32, 1,
/* 6777*/ OPC_EmitInteger, MVT::i32, 0,
/* 6780*/ OPC_EmitInteger, MVT::i32, 0,
/* 6783*/ OPC_EmitInteger, MVT::i32, 0,
/* 6786*/ OPC_EmitInteger, MVT::i32, 0,
/* 6789*/ OPC_EmitInteger, MVT::i32, 0,
/* 6792*/ OPC_EmitInteger, MVT::i32, 0,
/* 6795*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 6807*/ OPC_EmitInteger, MVT::i32, 0,
/* 6810*/ OPC_EmitInteger, MVT::i32, 0,
/* 6813*/ OPC_EmitInteger, MVT::i32, 0,
/* 6816*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 6828*/ OPC_EmitInteger, MVT::i32, 1,
/* 6831*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 6834*/ OPC_EmitInteger, MVT::i32, 0,
/* 6837*/ OPC_EmitInteger, MVT::i32, 0,
/* 6840*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22, // Results = #23
/* 6866*/ OPC_EmitInteger, MVT::i32, 0,
/* 6869*/ OPC_EmitInteger, MVT::i32, 0,
/* 6872*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 6884*/ OPC_EmitInteger, MVT::i32, 0,
/* 6887*/ OPC_EmitInteger, MVT::i32, 0,
/* 6890*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 6902*/ OPC_EmitInteger, MVT::i32, 0,
/* 6905*/ OPC_EmitInteger, MVT::i32, 0,
/* 6908*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 6920*/ OPC_EmitInteger, MVT::i32, 1,
/* 6923*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 6926*/ OPC_EmitInteger, MVT::i32, 0,
/* 6929*/ OPC_EmitInteger, MVT::i32, 0,
/* 6932*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36,
// Src: (or:{ *:[i32] } (and:{ *:[i32] } i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$x), (and:{ *:[i32] } i32:{ *:[i32] }:$y, (or:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$z))) - Complexity = 12
// Dst: (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$y), i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$y)
/* 6956*/ /*Scope*/ 76|128,1/*204*/, /*->7162*/
/* 6958*/ OPC_CheckChild0Same, 0,
/* 6960*/ OPC_CheckChild1Same, 1,
/* 6962*/ OPC_MoveParent,
/* 6963*/ OPC_MoveParent,
/* 6964*/ OPC_CheckType, MVT::i32,
/* 6966*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 6968*/ OPC_EmitInteger, MVT::i32, 0,
/* 6971*/ OPC_EmitInteger, MVT::i32, 0,
/* 6974*/ OPC_EmitInteger, MVT::i32, 0,
/* 6977*/ OPC_EmitInteger, MVT::i32, 0,
/* 6980*/ OPC_EmitInteger, MVT::i32, 1,
/* 6983*/ OPC_EmitInteger, MVT::i32, 0,
/* 6986*/ OPC_EmitInteger, MVT::i32, 0,
/* 6989*/ OPC_EmitInteger, MVT::i32, 0,
/* 6992*/ OPC_EmitInteger, MVT::i32, 0,
/* 6995*/ OPC_EmitInteger, MVT::i32, 0,
/* 6998*/ OPC_EmitInteger, MVT::i32, 0,
/* 7001*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 7013*/ OPC_EmitInteger, MVT::i32, 0,
/* 7016*/ OPC_EmitInteger, MVT::i32, 0,
/* 7019*/ OPC_EmitInteger, MVT::i32, 0,
/* 7022*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 7034*/ OPC_EmitInteger, MVT::i32, 1,
/* 7037*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 7040*/ OPC_EmitInteger, MVT::i32, 0,
/* 7043*/ OPC_EmitInteger, MVT::i32, 0,
/* 7046*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22, // Results = #23
/* 7072*/ OPC_EmitInteger, MVT::i32, 0,
/* 7075*/ OPC_EmitInteger, MVT::i32, 0,
/* 7078*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 7090*/ OPC_EmitInteger, MVT::i32, 0,
/* 7093*/ OPC_EmitInteger, MVT::i32, 0,
/* 7096*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 7108*/ OPC_EmitInteger, MVT::i32, 0,
/* 7111*/ OPC_EmitInteger, MVT::i32, 0,
/* 7114*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 7126*/ OPC_EmitInteger, MVT::i32, 1,
/* 7129*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 7132*/ OPC_EmitInteger, MVT::i32, 0,
/* 7135*/ OPC_EmitInteger, MVT::i32, 0,
/* 7138*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36,
// Src: (or:{ *:[i32] } (and:{ *:[i32] } i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$x), (and:{ *:[i32] } i32:{ *:[i32] }:$y, (or:{ *:[i32] } i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$x))) - Complexity = 12
// Dst: (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$y), i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$y)
/* 7162*/ 0, /*End of Scope*/
/* 7163*/ /*Scope*/ 36|128,3/*420*/, /*->7585*/
/* 7165*/ OPC_MoveChild0,
/* 7166*/ OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/* 7169*/ OPC_Scope, 77|128,1/*205*/, /*->7377*/ // 2 children in Scope
/* 7172*/ OPC_CheckChild0Same, 1,
/* 7174*/ OPC_CheckChild1Same, 0,
/* 7176*/ OPC_MoveParent,
/* 7177*/ OPC_RecordChild1, // #2 = $y
/* 7178*/ OPC_MoveParent,
/* 7179*/ OPC_CheckType, MVT::i32,
/* 7181*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 7183*/ OPC_EmitInteger, MVT::i32, 0,
/* 7186*/ OPC_EmitInteger, MVT::i32, 0,
/* 7189*/ OPC_EmitInteger, MVT::i32, 0,
/* 7192*/ OPC_EmitInteger, MVT::i32, 0,
/* 7195*/ OPC_EmitInteger, MVT::i32, 1,
/* 7198*/ OPC_EmitInteger, MVT::i32, 0,
/* 7201*/ OPC_EmitInteger, MVT::i32, 0,
/* 7204*/ OPC_EmitInteger, MVT::i32, 0,
/* 7207*/ OPC_EmitInteger, MVT::i32, 0,
/* 7210*/ OPC_EmitInteger, MVT::i32, 0,
/* 7213*/ OPC_EmitInteger, MVT::i32, 0,
/* 7216*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 7228*/ OPC_EmitInteger, MVT::i32, 0,
/* 7231*/ OPC_EmitInteger, MVT::i32, 0,
/* 7234*/ OPC_EmitInteger, MVT::i32, 0,
/* 7237*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 7249*/ OPC_EmitInteger, MVT::i32, 1,
/* 7252*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 7255*/ OPC_EmitInteger, MVT::i32, 0,
/* 7258*/ OPC_EmitInteger, MVT::i32, 0,
/* 7261*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22, // Results = #23
/* 7287*/ OPC_EmitInteger, MVT::i32, 0,
/* 7290*/ OPC_EmitInteger, MVT::i32, 0,
/* 7293*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 7305*/ OPC_EmitInteger, MVT::i32, 0,
/* 7308*/ OPC_EmitInteger, MVT::i32, 0,
/* 7311*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 7323*/ OPC_EmitInteger, MVT::i32, 0,
/* 7326*/ OPC_EmitInteger, MVT::i32, 0,
/* 7329*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 7341*/ OPC_EmitInteger, MVT::i32, 1,
/* 7344*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 7347*/ OPC_EmitInteger, MVT::i32, 0,
/* 7350*/ OPC_EmitInteger, MVT::i32, 0,
/* 7353*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36,
// Src: (or:{ *:[i32] } (and:{ *:[i32] } i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$x), (and:{ *:[i32] } (or:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$z), i32:{ *:[i32] }:$y)) - Complexity = 12
// Dst: (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$y), i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$y)
/* 7377*/ /*Scope*/ 77|128,1/*205*/, /*->7584*/
/* 7379*/ OPC_CheckChild0Same, 0,
/* 7381*/ OPC_CheckChild1Same, 1,
/* 7383*/ OPC_MoveParent,
/* 7384*/ OPC_RecordChild1, // #2 = $y
/* 7385*/ OPC_MoveParent,
/* 7386*/ OPC_CheckType, MVT::i32,
/* 7388*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 7390*/ OPC_EmitInteger, MVT::i32, 0,
/* 7393*/ OPC_EmitInteger, MVT::i32, 0,
/* 7396*/ OPC_EmitInteger, MVT::i32, 0,
/* 7399*/ OPC_EmitInteger, MVT::i32, 0,
/* 7402*/ OPC_EmitInteger, MVT::i32, 1,
/* 7405*/ OPC_EmitInteger, MVT::i32, 0,
/* 7408*/ OPC_EmitInteger, MVT::i32, 0,
/* 7411*/ OPC_EmitInteger, MVT::i32, 0,
/* 7414*/ OPC_EmitInteger, MVT::i32, 0,
/* 7417*/ OPC_EmitInteger, MVT::i32, 0,
/* 7420*/ OPC_EmitInteger, MVT::i32, 0,
/* 7423*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 7435*/ OPC_EmitInteger, MVT::i32, 0,
/* 7438*/ OPC_EmitInteger, MVT::i32, 0,
/* 7441*/ OPC_EmitInteger, MVT::i32, 0,
/* 7444*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 7456*/ OPC_EmitInteger, MVT::i32, 1,
/* 7459*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 7462*/ OPC_EmitInteger, MVT::i32, 0,
/* 7465*/ OPC_EmitInteger, MVT::i32, 0,
/* 7468*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22, // Results = #23
/* 7494*/ OPC_EmitInteger, MVT::i32, 0,
/* 7497*/ OPC_EmitInteger, MVT::i32, 0,
/* 7500*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 7512*/ OPC_EmitInteger, MVT::i32, 0,
/* 7515*/ OPC_EmitInteger, MVT::i32, 0,
/* 7518*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 7530*/ OPC_EmitInteger, MVT::i32, 0,
/* 7533*/ OPC_EmitInteger, MVT::i32, 0,
/* 7536*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 7548*/ OPC_EmitInteger, MVT::i32, 1,
/* 7551*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 7554*/ OPC_EmitInteger, MVT::i32, 0,
/* 7557*/ OPC_EmitInteger, MVT::i32, 0,
/* 7560*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36,
// Src: (or:{ *:[i32] } (and:{ *:[i32] } i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$x), (and:{ *:[i32] } (or:{ *:[i32] } i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$x), i32:{ *:[i32] }:$y)) - Complexity = 12
// Dst: (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$y), i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$y)
/* 7584*/ 0, /*End of Scope*/
/* 7585*/ 0, /*End of Scope*/
/* 7586*/ /*Scope*/ 109|128,5/*749*/, /*->8337*/
/* 7588*/ OPC_MoveChild1,
/* 7589*/ OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/* 7592*/ OPC_RecordChild0, // #1 = $x
/* 7593*/ OPC_RecordChild1, // #2 = $z
/* 7594*/ OPC_MoveParent,
/* 7595*/ OPC_MoveParent,
/* 7596*/ OPC_MoveChild1,
/* 7597*/ OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/* 7600*/ OPC_Scope, 75|128,1/*203*/, /*->7806*/ // 3 children in Scope
/* 7603*/ OPC_CheckChild0Same, 1,
/* 7605*/ OPC_CheckChild1Same, 2,
/* 7607*/ OPC_MoveParent,
/* 7608*/ OPC_CheckType, MVT::i32,
/* 7610*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 7612*/ OPC_EmitInteger, MVT::i32, 0,
/* 7615*/ OPC_EmitInteger, MVT::i32, 0,
/* 7618*/ OPC_EmitInteger, MVT::i32, 0,
/* 7621*/ OPC_EmitInteger, MVT::i32, 0,
/* 7624*/ OPC_EmitInteger, MVT::i32, 1,
/* 7627*/ OPC_EmitInteger, MVT::i32, 0,
/* 7630*/ OPC_EmitInteger, MVT::i32, 0,
/* 7633*/ OPC_EmitInteger, MVT::i32, 0,
/* 7636*/ OPC_EmitInteger, MVT::i32, 0,
/* 7639*/ OPC_EmitInteger, MVT::i32, 0,
/* 7642*/ OPC_EmitInteger, MVT::i32, 0,
/* 7645*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 7657*/ OPC_EmitInteger, MVT::i32, 0,
/* 7660*/ OPC_EmitInteger, MVT::i32, 0,
/* 7663*/ OPC_EmitInteger, MVT::i32, 0,
/* 7666*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 7678*/ OPC_EmitInteger, MVT::i32, 1,
/* 7681*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 7684*/ OPC_EmitInteger, MVT::i32, 0,
/* 7687*/ OPC_EmitInteger, MVT::i32, 0,
/* 7690*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22, // Results = #23
/* 7716*/ OPC_EmitInteger, MVT::i32, 0,
/* 7719*/ OPC_EmitInteger, MVT::i32, 0,
/* 7722*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 7734*/ OPC_EmitInteger, MVT::i32, 0,
/* 7737*/ OPC_EmitInteger, MVT::i32, 0,
/* 7740*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 7752*/ OPC_EmitInteger, MVT::i32, 0,
/* 7755*/ OPC_EmitInteger, MVT::i32, 0,
/* 7758*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 7770*/ OPC_EmitInteger, MVT::i32, 1,
/* 7773*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 7776*/ OPC_EmitInteger, MVT::i32, 0,
/* 7779*/ OPC_EmitInteger, MVT::i32, 0,
/* 7782*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36,
// Src: (or:{ *:[i32] } (and:{ *:[i32] } i32:{ *:[i32] }:$y, (or:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$z)), (and:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$z)) - Complexity = 12
// Dst: (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$y), i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$y)
/* 7806*/ /*Scope*/ 67|128,2/*323*/, /*->8131*/
/* 7808*/ OPC_CheckChild0Same, 2,
/* 7810*/ OPC_CheckChild1Same, 1,
/* 7812*/ OPC_MoveParent,
/* 7813*/ OPC_CheckType, MVT::i32,
/* 7815*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 7817*/ OPC_EmitInteger, MVT::i32, 0,
/* 7820*/ OPC_EmitInteger, MVT::i32, 0,
/* 7823*/ OPC_EmitInteger, MVT::i32, 0,
/* 7826*/ OPC_EmitInteger, MVT::i32, 0,
/* 7829*/ OPC_EmitInteger, MVT::i32, 1,
/* 7832*/ OPC_EmitInteger, MVT::i32, 0,
/* 7835*/ OPC_EmitInteger, MVT::i32, 0,
/* 7838*/ OPC_EmitInteger, MVT::i32, 0,
/* 7841*/ OPC_EmitInteger, MVT::i32, 0,
/* 7844*/ OPC_EmitInteger, MVT::i32, 0,
/* 7847*/ OPC_EmitInteger, MVT::i32, 0,
/* 7850*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 7862*/ OPC_EmitInteger, MVT::i32, 0,
/* 7865*/ OPC_EmitInteger, MVT::i32, 0,
/* 7868*/ OPC_EmitInteger, MVT::i32, 0,
/* 7871*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 7883*/ OPC_EmitInteger, MVT::i32, 1,
/* 7886*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 7889*/ OPC_EmitInteger, MVT::i32, 0,
/* 7892*/ OPC_EmitInteger, MVT::i32, 0,
/* 7895*/ OPC_Scope, 116, /*->8013*/ // 2 children in Scope
/* 7897*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22, // Results = #23
/* 7923*/ OPC_EmitInteger, MVT::i32, 0,
/* 7926*/ OPC_EmitInteger, MVT::i32, 0,
/* 7929*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 7941*/ OPC_EmitInteger, MVT::i32, 0,
/* 7944*/ OPC_EmitInteger, MVT::i32, 0,
/* 7947*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 7959*/ OPC_EmitInteger, MVT::i32, 0,
/* 7962*/ OPC_EmitInteger, MVT::i32, 0,
/* 7965*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 7977*/ OPC_EmitInteger, MVT::i32, 1,
/* 7980*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 7983*/ OPC_EmitInteger, MVT::i32, 0,
/* 7986*/ OPC_EmitInteger, MVT::i32, 0,
/* 7989*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36,
// Src: (or:{ *:[i32] } (and:{ *:[i32] } i32:{ *:[i32] }:$y, (or:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$z)), (and:{ *:[i32] } i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$x)) - Complexity = 12
// Dst: (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$y), i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$y)
/* 8013*/ /*Scope*/ 116, /*->8130*/
/* 8014*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22, // Results = #23
/* 8040*/ OPC_EmitInteger, MVT::i32, 0,
/* 8043*/ OPC_EmitInteger, MVT::i32, 0,
/* 8046*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 8058*/ OPC_EmitInteger, MVT::i32, 0,
/* 8061*/ OPC_EmitInteger, MVT::i32, 0,
/* 8064*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 8076*/ OPC_EmitInteger, MVT::i32, 0,
/* 8079*/ OPC_EmitInteger, MVT::i32, 0,
/* 8082*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 8094*/ OPC_EmitInteger, MVT::i32, 1,
/* 8097*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 8100*/ OPC_EmitInteger, MVT::i32, 0,
/* 8103*/ OPC_EmitInteger, MVT::i32, 0,
/* 8106*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36,
// Src: (or:{ *:[i32] } (and:{ *:[i32] } i32:{ *:[i32] }:$y, (or:{ *:[i32] } i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$x)), (and:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$z)) - Complexity = 12
// Dst: (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$y), i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$y)
/* 8130*/ 0, /*End of Scope*/
/* 8131*/ /*Scope*/ 75|128,1/*203*/, /*->8336*/
/* 8133*/ OPC_CheckChild0Same, 1,
/* 8135*/ OPC_CheckChild1Same, 2,
/* 8137*/ OPC_MoveParent,
/* 8138*/ OPC_CheckType, MVT::i32,
/* 8140*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 8142*/ OPC_EmitInteger, MVT::i32, 0,
/* 8145*/ OPC_EmitInteger, MVT::i32, 0,
/* 8148*/ OPC_EmitInteger, MVT::i32, 0,
/* 8151*/ OPC_EmitInteger, MVT::i32, 0,
/* 8154*/ OPC_EmitInteger, MVT::i32, 1,
/* 8157*/ OPC_EmitInteger, MVT::i32, 0,
/* 8160*/ OPC_EmitInteger, MVT::i32, 0,
/* 8163*/ OPC_EmitInteger, MVT::i32, 0,
/* 8166*/ OPC_EmitInteger, MVT::i32, 0,
/* 8169*/ OPC_EmitInteger, MVT::i32, 0,
/* 8172*/ OPC_EmitInteger, MVT::i32, 0,
/* 8175*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 8187*/ OPC_EmitInteger, MVT::i32, 0,
/* 8190*/ OPC_EmitInteger, MVT::i32, 0,
/* 8193*/ OPC_EmitInteger, MVT::i32, 0,
/* 8196*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 8208*/ OPC_EmitInteger, MVT::i32, 1,
/* 8211*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 8214*/ OPC_EmitInteger, MVT::i32, 0,
/* 8217*/ OPC_EmitInteger, MVT::i32, 0,
/* 8220*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22, // Results = #23
/* 8246*/ OPC_EmitInteger, MVT::i32, 0,
/* 8249*/ OPC_EmitInteger, MVT::i32, 0,
/* 8252*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 8264*/ OPC_EmitInteger, MVT::i32, 0,
/* 8267*/ OPC_EmitInteger, MVT::i32, 0,
/* 8270*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 8282*/ OPC_EmitInteger, MVT::i32, 0,
/* 8285*/ OPC_EmitInteger, MVT::i32, 0,
/* 8288*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 8300*/ OPC_EmitInteger, MVT::i32, 1,
/* 8303*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 8306*/ OPC_EmitInteger, MVT::i32, 0,
/* 8309*/ OPC_EmitInteger, MVT::i32, 0,
/* 8312*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36,
// Src: (or:{ *:[i32] } (and:{ *:[i32] } i32:{ *:[i32] }:$y, (or:{ *:[i32] } i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$x)), (and:{ *:[i32] } i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$x)) - Complexity = 12
// Dst: (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$y), i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$y)
/* 8336*/ 0, /*End of Scope*/
/* 8337*/ 0, /*End of Scope*/
/* 8338*/ /*Scope*/ 110|128,5/*750*/, /*->9090*/
/* 8340*/ OPC_MoveChild0,
/* 8341*/ OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/* 8344*/ OPC_RecordChild0, // #0 = $x
/* 8345*/ OPC_RecordChild1, // #1 = $z
/* 8346*/ OPC_MoveParent,
/* 8347*/ OPC_RecordChild1, // #2 = $y
/* 8348*/ OPC_MoveParent,
/* 8349*/ OPC_MoveChild1,
/* 8350*/ OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/* 8353*/ OPC_Scope, 75|128,1/*203*/, /*->8559*/ // 3 children in Scope
/* 8356*/ OPC_CheckChild0Same, 0,
/* 8358*/ OPC_CheckChild1Same, 1,
/* 8360*/ OPC_MoveParent,
/* 8361*/ OPC_CheckType, MVT::i32,
/* 8363*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 8365*/ OPC_EmitInteger, MVT::i32, 0,
/* 8368*/ OPC_EmitInteger, MVT::i32, 0,
/* 8371*/ OPC_EmitInteger, MVT::i32, 0,
/* 8374*/ OPC_EmitInteger, MVT::i32, 0,
/* 8377*/ OPC_EmitInteger, MVT::i32, 1,
/* 8380*/ OPC_EmitInteger, MVT::i32, 0,
/* 8383*/ OPC_EmitInteger, MVT::i32, 0,
/* 8386*/ OPC_EmitInteger, MVT::i32, 0,
/* 8389*/ OPC_EmitInteger, MVT::i32, 0,
/* 8392*/ OPC_EmitInteger, MVT::i32, 0,
/* 8395*/ OPC_EmitInteger, MVT::i32, 0,
/* 8398*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 8410*/ OPC_EmitInteger, MVT::i32, 0,
/* 8413*/ OPC_EmitInteger, MVT::i32, 0,
/* 8416*/ OPC_EmitInteger, MVT::i32, 0,
/* 8419*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 8431*/ OPC_EmitInteger, MVT::i32, 1,
/* 8434*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 8437*/ OPC_EmitInteger, MVT::i32, 0,
/* 8440*/ OPC_EmitInteger, MVT::i32, 0,
/* 8443*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22, // Results = #23
/* 8469*/ OPC_EmitInteger, MVT::i32, 0,
/* 8472*/ OPC_EmitInteger, MVT::i32, 0,
/* 8475*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 8487*/ OPC_EmitInteger, MVT::i32, 0,
/* 8490*/ OPC_EmitInteger, MVT::i32, 0,
/* 8493*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 8505*/ OPC_EmitInteger, MVT::i32, 0,
/* 8508*/ OPC_EmitInteger, MVT::i32, 0,
/* 8511*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 8523*/ OPC_EmitInteger, MVT::i32, 1,
/* 8526*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 8529*/ OPC_EmitInteger, MVT::i32, 0,
/* 8532*/ OPC_EmitInteger, MVT::i32, 0,
/* 8535*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36,
// Src: (or:{ *:[i32] } (and:{ *:[i32] } (or:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$z), i32:{ *:[i32] }:$y), (and:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$z)) - Complexity = 12
// Dst: (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$y), i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$y)
/* 8559*/ /*Scope*/ 67|128,2/*323*/, /*->8884*/
/* 8561*/ OPC_CheckChild0Same, 1,
/* 8563*/ OPC_CheckChild1Same, 0,
/* 8565*/ OPC_MoveParent,
/* 8566*/ OPC_CheckType, MVT::i32,
/* 8568*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 8570*/ OPC_EmitInteger, MVT::i32, 0,
/* 8573*/ OPC_EmitInteger, MVT::i32, 0,
/* 8576*/ OPC_EmitInteger, MVT::i32, 0,
/* 8579*/ OPC_EmitInteger, MVT::i32, 0,
/* 8582*/ OPC_EmitInteger, MVT::i32, 1,
/* 8585*/ OPC_EmitInteger, MVT::i32, 0,
/* 8588*/ OPC_EmitInteger, MVT::i32, 0,
/* 8591*/ OPC_EmitInteger, MVT::i32, 0,
/* 8594*/ OPC_EmitInteger, MVT::i32, 0,
/* 8597*/ OPC_EmitInteger, MVT::i32, 0,
/* 8600*/ OPC_EmitInteger, MVT::i32, 0,
/* 8603*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 8615*/ OPC_EmitInteger, MVT::i32, 0,
/* 8618*/ OPC_EmitInteger, MVT::i32, 0,
/* 8621*/ OPC_EmitInteger, MVT::i32, 0,
/* 8624*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 8636*/ OPC_EmitInteger, MVT::i32, 1,
/* 8639*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 8642*/ OPC_EmitInteger, MVT::i32, 0,
/* 8645*/ OPC_EmitInteger, MVT::i32, 0,
/* 8648*/ OPC_Scope, 116, /*->8766*/ // 2 children in Scope
/* 8650*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22, // Results = #23
/* 8676*/ OPC_EmitInteger, MVT::i32, 0,
/* 8679*/ OPC_EmitInteger, MVT::i32, 0,
/* 8682*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 8694*/ OPC_EmitInteger, MVT::i32, 0,
/* 8697*/ OPC_EmitInteger, MVT::i32, 0,
/* 8700*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 8712*/ OPC_EmitInteger, MVT::i32, 0,
/* 8715*/ OPC_EmitInteger, MVT::i32, 0,
/* 8718*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 8730*/ OPC_EmitInteger, MVT::i32, 1,
/* 8733*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 8736*/ OPC_EmitInteger, MVT::i32, 0,
/* 8739*/ OPC_EmitInteger, MVT::i32, 0,
/* 8742*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36,
// Src: (or:{ *:[i32] } (and:{ *:[i32] } (or:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$z), i32:{ *:[i32] }:$y), (and:{ *:[i32] } i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$x)) - Complexity = 12
// Dst: (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$y), i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$y)
/* 8766*/ /*Scope*/ 116, /*->8883*/
/* 8767*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22, // Results = #23
/* 8793*/ OPC_EmitInteger, MVT::i32, 0,
/* 8796*/ OPC_EmitInteger, MVT::i32, 0,
/* 8799*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 8811*/ OPC_EmitInteger, MVT::i32, 0,
/* 8814*/ OPC_EmitInteger, MVT::i32, 0,
/* 8817*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 8829*/ OPC_EmitInteger, MVT::i32, 0,
/* 8832*/ OPC_EmitInteger, MVT::i32, 0,
/* 8835*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 8847*/ OPC_EmitInteger, MVT::i32, 1,
/* 8850*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 8853*/ OPC_EmitInteger, MVT::i32, 0,
/* 8856*/ OPC_EmitInteger, MVT::i32, 0,
/* 8859*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36,
// Src: (or:{ *:[i32] } (and:{ *:[i32] } (or:{ *:[i32] } i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$x), i32:{ *:[i32] }:$y), (and:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$z)) - Complexity = 12
// Dst: (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$y), i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$y)
/* 8883*/ 0, /*End of Scope*/
/* 8884*/ /*Scope*/ 75|128,1/*203*/, /*->9089*/
/* 8886*/ OPC_CheckChild0Same, 0,
/* 8888*/ OPC_CheckChild1Same, 1,
/* 8890*/ OPC_MoveParent,
/* 8891*/ OPC_CheckType, MVT::i32,
/* 8893*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 8895*/ OPC_EmitInteger, MVT::i32, 0,
/* 8898*/ OPC_EmitInteger, MVT::i32, 0,
/* 8901*/ OPC_EmitInteger, MVT::i32, 0,
/* 8904*/ OPC_EmitInteger, MVT::i32, 0,
/* 8907*/ OPC_EmitInteger, MVT::i32, 1,
/* 8910*/ OPC_EmitInteger, MVT::i32, 0,
/* 8913*/ OPC_EmitInteger, MVT::i32, 0,
/* 8916*/ OPC_EmitInteger, MVT::i32, 0,
/* 8919*/ OPC_EmitInteger, MVT::i32, 0,
/* 8922*/ OPC_EmitInteger, MVT::i32, 0,
/* 8925*/ OPC_EmitInteger, MVT::i32, 0,
/* 8928*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 8940*/ OPC_EmitInteger, MVT::i32, 0,
/* 8943*/ OPC_EmitInteger, MVT::i32, 0,
/* 8946*/ OPC_EmitInteger, MVT::i32, 0,
/* 8949*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 8961*/ OPC_EmitInteger, MVT::i32, 1,
/* 8964*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 8967*/ OPC_EmitInteger, MVT::i32, 0,
/* 8970*/ OPC_EmitInteger, MVT::i32, 0,
/* 8973*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22, // Results = #23
/* 8999*/ OPC_EmitInteger, MVT::i32, 0,
/* 9002*/ OPC_EmitInteger, MVT::i32, 0,
/* 9005*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 9017*/ OPC_EmitInteger, MVT::i32, 0,
/* 9020*/ OPC_EmitInteger, MVT::i32, 0,
/* 9023*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 9035*/ OPC_EmitInteger, MVT::i32, 0,
/* 9038*/ OPC_EmitInteger, MVT::i32, 0,
/* 9041*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 9053*/ OPC_EmitInteger, MVT::i32, 1,
/* 9056*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 9059*/ OPC_EmitInteger, MVT::i32, 0,
/* 9062*/ OPC_EmitInteger, MVT::i32, 0,
/* 9065*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36,
// Src: (or:{ *:[i32] } (and:{ *:[i32] } (or:{ *:[i32] } i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$x), i32:{ *:[i32] }:$y), (and:{ *:[i32] } i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$x)) - Complexity = 12
// Dst: (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$y), i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$y)
/* 9089*/ 0, /*End of Scope*/
/* 9090*/ /*Scope*/ 108|128,47/*6124*/, /*->15216*/
/* 9092*/ OPC_RecordChild0, // #0 = $x
/* 9093*/ OPC_Scope, 14|128,32/*4110*/, /*->13206*/ // 2 children in Scope
/* 9096*/ OPC_RecordChild1, // #1 = $z
/* 9097*/ OPC_MoveParent,
/* 9098*/ OPC_MoveChild1,
/* 9099*/ OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/* 9102*/ OPC_Scope, 127|128,7/*1023*/, /*->10128*/ // 4 children in Scope
/* 9105*/ OPC_RecordChild0, // #2 = $y
/* 9106*/ OPC_MoveChild1,
/* 9107*/ OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/* 9110*/ OPC_Scope, 122|128,3/*506*/, /*->9619*/ // 2 children in Scope
/* 9113*/ OPC_CheckChild0Same, 0,
/* 9115*/ OPC_CheckChild1Same, 1,
/* 9117*/ OPC_MoveParent,
/* 9118*/ OPC_MoveParent,
/* 9119*/ OPC_CheckType, MVT::i64,
/* 9121*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 9123*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 9126*/ OPC_EmitInteger, MVT::i32, 0,
/* 9129*/ OPC_EmitInteger, MVT::i32, 0,
/* 9132*/ OPC_EmitInteger, MVT::i32, 0,
/* 9135*/ OPC_EmitInteger, MVT::i32, 0,
/* 9138*/ OPC_EmitInteger, MVT::i32, 1,
/* 9141*/ OPC_EmitInteger, MVT::i32, 0,
/* 9144*/ OPC_EmitInteger, MVT::i32, 0,
/* 9147*/ OPC_EmitInteger, MVT::i32, 0,
/* 9150*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 9153*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 12, // Results = #13
/* 9161*/ OPC_EmitInteger, MVT::i32, 0,
/* 9164*/ OPC_EmitInteger, MVT::i32, 0,
/* 9167*/ OPC_EmitInteger, MVT::i32, 0,
/* 9170*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 9182*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 9185*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 18, // Results = #19
/* 9193*/ OPC_EmitInteger, MVT::i32, 0,
/* 9196*/ OPC_EmitInteger, MVT::i32, 0,
/* 9199*/ OPC_EmitInteger, MVT::i32, 0,
/* 9202*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 9214*/ OPC_EmitInteger, MVT::i32, 1,
/* 9217*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 9220*/ OPC_EmitInteger, MVT::i32, 0,
/* 9223*/ OPC_EmitInteger, MVT::i32, 0,
/* 9226*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, // Results = #28
/* 9252*/ OPC_EmitInteger, MVT::i32, 0,
/* 9255*/ OPC_EmitInteger, MVT::i32, 0,
/* 9258*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 9270*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 9273*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 32, // Results = #33
/* 9281*/ OPC_EmitInteger, MVT::i32, 0,
/* 9284*/ OPC_EmitInteger, MVT::i32, 0,
/* 9287*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 9299*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 9302*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 37, // Results = #38
/* 9310*/ OPC_EmitInteger, MVT::i32, 0,
/* 9313*/ OPC_EmitInteger, MVT::i32, 0,
/* 9316*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 9328*/ OPC_EmitInteger, MVT::i32, 1,
/* 9331*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 9334*/ OPC_EmitInteger, MVT::i32, 0,
/* 9337*/ OPC_EmitInteger, MVT::i32, 0,
/* 9340*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 28, 29, 30, 31, 33, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, // Results = #46
/* 9364*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 9367*/ OPC_EmitInteger, MVT::i32, 0,
/* 9370*/ OPC_EmitInteger, MVT::i32, 0,
/* 9373*/ OPC_EmitInteger, MVT::i32, 0,
/* 9376*/ OPC_EmitInteger, MVT::i32, 0,
/* 9379*/ OPC_EmitInteger, MVT::i32, 1,
/* 9382*/ OPC_EmitInteger, MVT::i32, 0,
/* 9385*/ OPC_EmitInteger, MVT::i32, 0,
/* 9388*/ OPC_EmitInteger, MVT::i32, 0,
/* 9391*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 9394*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 56, // Results = #57
/* 9402*/ OPC_EmitInteger, MVT::i32, 0,
/* 9405*/ OPC_EmitInteger, MVT::i32, 0,
/* 9408*/ OPC_EmitInteger, MVT::i32, 0,
/* 9411*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 9423*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 9426*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 62, // Results = #63
/* 9434*/ OPC_EmitInteger, MVT::i32, 0,
/* 9437*/ OPC_EmitInteger, MVT::i32, 0,
/* 9440*/ OPC_EmitInteger, MVT::i32, 0,
/* 9443*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 9455*/ OPC_EmitInteger, MVT::i32, 1,
/* 9458*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 9461*/ OPC_EmitInteger, MVT::i32, 0,
/* 9464*/ OPC_EmitInteger, MVT::i32, 0,
/* 9467*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 50, 51, 52, 53, 54, 55, 57, 58, 59, 60, 61, 63, 64, 65, 66, 67, 68, 69, 70, 71, // Results = #72
/* 9493*/ OPC_EmitInteger, MVT::i32, 0,
/* 9496*/ OPC_EmitInteger, MVT::i32, 0,
/* 9499*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 9511*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 9514*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 76, // Results = #77
/* 9522*/ OPC_EmitInteger, MVT::i32, 0,
/* 9525*/ OPC_EmitInteger, MVT::i32, 0,
/* 9528*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 9540*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 9543*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 81, // Results = #82
/* 9551*/ OPC_EmitInteger, MVT::i32, 0,
/* 9554*/ OPC_EmitInteger, MVT::i32, 0,
/* 9557*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 9569*/ OPC_EmitInteger, MVT::i32, 1,
/* 9572*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 9575*/ OPC_EmitInteger, MVT::i32, 0,
/* 9578*/ OPC_EmitInteger, MVT::i32, 0,
/* 9581*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 48, 49, 72, 73, 74, 75, 77, 78, 79, 80, 82, 83, 84, 85, 86, 87, 88, 89, // Results = #90
/* 9605*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 9608*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 46, 47, 90, 91,
// Src: (or:{ *:[i64] } (and:{ *:[i64] } i64:{ *:[i64] }:$x, i64:{ *:[i64] }:$z), (and:{ *:[i64] } i64:{ *:[i64] }:$y, (or:{ *:[i64] } i64:{ *:[i64] }:$x, i64:{ *:[i64] }:$z))) - Complexity = 12
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 9619*/ /*Scope*/ 122|128,3/*506*/, /*->10127*/
/* 9621*/ OPC_CheckChild0Same, 1,
/* 9623*/ OPC_CheckChild1Same, 0,
/* 9625*/ OPC_MoveParent,
/* 9626*/ OPC_MoveParent,
/* 9627*/ OPC_CheckType, MVT::i64,
/* 9629*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 9631*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 9634*/ OPC_EmitInteger, MVT::i32, 0,
/* 9637*/ OPC_EmitInteger, MVT::i32, 0,
/* 9640*/ OPC_EmitInteger, MVT::i32, 0,
/* 9643*/ OPC_EmitInteger, MVT::i32, 0,
/* 9646*/ OPC_EmitInteger, MVT::i32, 1,
/* 9649*/ OPC_EmitInteger, MVT::i32, 0,
/* 9652*/ OPC_EmitInteger, MVT::i32, 0,
/* 9655*/ OPC_EmitInteger, MVT::i32, 0,
/* 9658*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 9661*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 12, // Results = #13
/* 9669*/ OPC_EmitInteger, MVT::i32, 0,
/* 9672*/ OPC_EmitInteger, MVT::i32, 0,
/* 9675*/ OPC_EmitInteger, MVT::i32, 0,
/* 9678*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 9690*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 9693*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 18, // Results = #19
/* 9701*/ OPC_EmitInteger, MVT::i32, 0,
/* 9704*/ OPC_EmitInteger, MVT::i32, 0,
/* 9707*/ OPC_EmitInteger, MVT::i32, 0,
/* 9710*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 9722*/ OPC_EmitInteger, MVT::i32, 1,
/* 9725*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 9728*/ OPC_EmitInteger, MVT::i32, 0,
/* 9731*/ OPC_EmitInteger, MVT::i32, 0,
/* 9734*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, // Results = #28
/* 9760*/ OPC_EmitInteger, MVT::i32, 0,
/* 9763*/ OPC_EmitInteger, MVT::i32, 0,
/* 9766*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 9778*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 9781*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 32, // Results = #33
/* 9789*/ OPC_EmitInteger, MVT::i32, 0,
/* 9792*/ OPC_EmitInteger, MVT::i32, 0,
/* 9795*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 9807*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 9810*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 37, // Results = #38
/* 9818*/ OPC_EmitInteger, MVT::i32, 0,
/* 9821*/ OPC_EmitInteger, MVT::i32, 0,
/* 9824*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 9836*/ OPC_EmitInteger, MVT::i32, 1,
/* 9839*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 9842*/ OPC_EmitInteger, MVT::i32, 0,
/* 9845*/ OPC_EmitInteger, MVT::i32, 0,
/* 9848*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 28, 29, 30, 31, 33, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, // Results = #46
/* 9872*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 9875*/ OPC_EmitInteger, MVT::i32, 0,
/* 9878*/ OPC_EmitInteger, MVT::i32, 0,
/* 9881*/ OPC_EmitInteger, MVT::i32, 0,
/* 9884*/ OPC_EmitInteger, MVT::i32, 0,
/* 9887*/ OPC_EmitInteger, MVT::i32, 1,
/* 9890*/ OPC_EmitInteger, MVT::i32, 0,
/* 9893*/ OPC_EmitInteger, MVT::i32, 0,
/* 9896*/ OPC_EmitInteger, MVT::i32, 0,
/* 9899*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 9902*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 56, // Results = #57
/* 9910*/ OPC_EmitInteger, MVT::i32, 0,
/* 9913*/ OPC_EmitInteger, MVT::i32, 0,
/* 9916*/ OPC_EmitInteger, MVT::i32, 0,
/* 9919*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 9931*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 9934*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 62, // Results = #63
/* 9942*/ OPC_EmitInteger, MVT::i32, 0,
/* 9945*/ OPC_EmitInteger, MVT::i32, 0,
/* 9948*/ OPC_EmitInteger, MVT::i32, 0,
/* 9951*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 9963*/ OPC_EmitInteger, MVT::i32, 1,
/* 9966*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 9969*/ OPC_EmitInteger, MVT::i32, 0,
/* 9972*/ OPC_EmitInteger, MVT::i32, 0,
/* 9975*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 50, 51, 52, 53, 54, 55, 57, 58, 59, 60, 61, 63, 64, 65, 66, 67, 68, 69, 70, 71, // Results = #72
/* 10001*/ OPC_EmitInteger, MVT::i32, 0,
/* 10004*/ OPC_EmitInteger, MVT::i32, 0,
/* 10007*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 10019*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 10022*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 76, // Results = #77
/* 10030*/ OPC_EmitInteger, MVT::i32, 0,
/* 10033*/ OPC_EmitInteger, MVT::i32, 0,
/* 10036*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 10048*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 10051*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 81, // Results = #82
/* 10059*/ OPC_EmitInteger, MVT::i32, 0,
/* 10062*/ OPC_EmitInteger, MVT::i32, 0,
/* 10065*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 10077*/ OPC_EmitInteger, MVT::i32, 1,
/* 10080*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 10083*/ OPC_EmitInteger, MVT::i32, 0,
/* 10086*/ OPC_EmitInteger, MVT::i32, 0,
/* 10089*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 48, 49, 72, 73, 74, 75, 77, 78, 79, 80, 82, 83, 84, 85, 86, 87, 88, 89, // Results = #90
/* 10113*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 10116*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 46, 47, 90, 91,
// Src: (or:{ *:[i64] } (and:{ *:[i64] } i64:{ *:[i64] }:$x, i64:{ *:[i64] }:$z), (and:{ *:[i64] } i64:{ *:[i64] }:$y, (or:{ *:[i64] } i64:{ *:[i64] }:$z, i64:{ *:[i64] }:$x))) - Complexity = 12
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 10127*/ 0, /*End of Scope*/
/* 10128*/ /*Scope*/ 0|128,8/*1024*/, /*->11154*/
/* 10130*/ OPC_MoveChild0,
/* 10131*/ OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/* 10134*/ OPC_Scope, 123|128,3/*507*/, /*->10644*/ // 2 children in Scope
/* 10137*/ OPC_CheckChild0Same, 0,
/* 10139*/ OPC_CheckChild1Same, 1,
/* 10141*/ OPC_MoveParent,
/* 10142*/ OPC_RecordChild1, // #2 = $y
/* 10143*/ OPC_MoveParent,
/* 10144*/ OPC_CheckType, MVT::i64,
/* 10146*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 10148*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 10151*/ OPC_EmitInteger, MVT::i32, 0,
/* 10154*/ OPC_EmitInteger, MVT::i32, 0,
/* 10157*/ OPC_EmitInteger, MVT::i32, 0,
/* 10160*/ OPC_EmitInteger, MVT::i32, 0,
/* 10163*/ OPC_EmitInteger, MVT::i32, 1,
/* 10166*/ OPC_EmitInteger, MVT::i32, 0,
/* 10169*/ OPC_EmitInteger, MVT::i32, 0,
/* 10172*/ OPC_EmitInteger, MVT::i32, 0,
/* 10175*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 10178*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 12, // Results = #13
/* 10186*/ OPC_EmitInteger, MVT::i32, 0,
/* 10189*/ OPC_EmitInteger, MVT::i32, 0,
/* 10192*/ OPC_EmitInteger, MVT::i32, 0,
/* 10195*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 10207*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 10210*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 18, // Results = #19
/* 10218*/ OPC_EmitInteger, MVT::i32, 0,
/* 10221*/ OPC_EmitInteger, MVT::i32, 0,
/* 10224*/ OPC_EmitInteger, MVT::i32, 0,
/* 10227*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 10239*/ OPC_EmitInteger, MVT::i32, 1,
/* 10242*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 10245*/ OPC_EmitInteger, MVT::i32, 0,
/* 10248*/ OPC_EmitInteger, MVT::i32, 0,
/* 10251*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, // Results = #28
/* 10277*/ OPC_EmitInteger, MVT::i32, 0,
/* 10280*/ OPC_EmitInteger, MVT::i32, 0,
/* 10283*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 10295*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 10298*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 32, // Results = #33
/* 10306*/ OPC_EmitInteger, MVT::i32, 0,
/* 10309*/ OPC_EmitInteger, MVT::i32, 0,
/* 10312*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 10324*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 10327*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 37, // Results = #38
/* 10335*/ OPC_EmitInteger, MVT::i32, 0,
/* 10338*/ OPC_EmitInteger, MVT::i32, 0,
/* 10341*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 10353*/ OPC_EmitInteger, MVT::i32, 1,
/* 10356*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 10359*/ OPC_EmitInteger, MVT::i32, 0,
/* 10362*/ OPC_EmitInteger, MVT::i32, 0,
/* 10365*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 28, 29, 30, 31, 33, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, // Results = #46
/* 10389*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 10392*/ OPC_EmitInteger, MVT::i32, 0,
/* 10395*/ OPC_EmitInteger, MVT::i32, 0,
/* 10398*/ OPC_EmitInteger, MVT::i32, 0,
/* 10401*/ OPC_EmitInteger, MVT::i32, 0,
/* 10404*/ OPC_EmitInteger, MVT::i32, 1,
/* 10407*/ OPC_EmitInteger, MVT::i32, 0,
/* 10410*/ OPC_EmitInteger, MVT::i32, 0,
/* 10413*/ OPC_EmitInteger, MVT::i32, 0,
/* 10416*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 10419*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 56, // Results = #57
/* 10427*/ OPC_EmitInteger, MVT::i32, 0,
/* 10430*/ OPC_EmitInteger, MVT::i32, 0,
/* 10433*/ OPC_EmitInteger, MVT::i32, 0,
/* 10436*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 10448*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 10451*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 62, // Results = #63
/* 10459*/ OPC_EmitInteger, MVT::i32, 0,
/* 10462*/ OPC_EmitInteger, MVT::i32, 0,
/* 10465*/ OPC_EmitInteger, MVT::i32, 0,
/* 10468*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 10480*/ OPC_EmitInteger, MVT::i32, 1,
/* 10483*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 10486*/ OPC_EmitInteger, MVT::i32, 0,
/* 10489*/ OPC_EmitInteger, MVT::i32, 0,
/* 10492*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 50, 51, 52, 53, 54, 55, 57, 58, 59, 60, 61, 63, 64, 65, 66, 67, 68, 69, 70, 71, // Results = #72
/* 10518*/ OPC_EmitInteger, MVT::i32, 0,
/* 10521*/ OPC_EmitInteger, MVT::i32, 0,
/* 10524*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 10536*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 10539*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 76, // Results = #77
/* 10547*/ OPC_EmitInteger, MVT::i32, 0,
/* 10550*/ OPC_EmitInteger, MVT::i32, 0,
/* 10553*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 10565*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 10568*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 81, // Results = #82
/* 10576*/ OPC_EmitInteger, MVT::i32, 0,
/* 10579*/ OPC_EmitInteger, MVT::i32, 0,
/* 10582*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 10594*/ OPC_EmitInteger, MVT::i32, 1,
/* 10597*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 10600*/ OPC_EmitInteger, MVT::i32, 0,
/* 10603*/ OPC_EmitInteger, MVT::i32, 0,
/* 10606*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 48, 49, 72, 73, 74, 75, 77, 78, 79, 80, 82, 83, 84, 85, 86, 87, 88, 89, // Results = #90
/* 10630*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 10633*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 46, 47, 90, 91,
// Src: (or:{ *:[i64] } (and:{ *:[i64] } i64:{ *:[i64] }:$x, i64:{ *:[i64] }:$z), (and:{ *:[i64] } (or:{ *:[i64] } i64:{ *:[i64] }:$x, i64:{ *:[i64] }:$z), i64:{ *:[i64] }:$y)) - Complexity = 12
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 10644*/ /*Scope*/ 123|128,3/*507*/, /*->11153*/
/* 10646*/ OPC_CheckChild0Same, 1,
/* 10648*/ OPC_CheckChild1Same, 0,
/* 10650*/ OPC_MoveParent,
/* 10651*/ OPC_RecordChild1, // #2 = $y
/* 10652*/ OPC_MoveParent,
/* 10653*/ OPC_CheckType, MVT::i64,
/* 10655*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 10657*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 10660*/ OPC_EmitInteger, MVT::i32, 0,
/* 10663*/ OPC_EmitInteger, MVT::i32, 0,
/* 10666*/ OPC_EmitInteger, MVT::i32, 0,
/* 10669*/ OPC_EmitInteger, MVT::i32, 0,
/* 10672*/ OPC_EmitInteger, MVT::i32, 1,
/* 10675*/ OPC_EmitInteger, MVT::i32, 0,
/* 10678*/ OPC_EmitInteger, MVT::i32, 0,
/* 10681*/ OPC_EmitInteger, MVT::i32, 0,
/* 10684*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 10687*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 12, // Results = #13
/* 10695*/ OPC_EmitInteger, MVT::i32, 0,
/* 10698*/ OPC_EmitInteger, MVT::i32, 0,
/* 10701*/ OPC_EmitInteger, MVT::i32, 0,
/* 10704*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 10716*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 10719*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 18, // Results = #19
/* 10727*/ OPC_EmitInteger, MVT::i32, 0,
/* 10730*/ OPC_EmitInteger, MVT::i32, 0,
/* 10733*/ OPC_EmitInteger, MVT::i32, 0,
/* 10736*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 10748*/ OPC_EmitInteger, MVT::i32, 1,
/* 10751*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 10754*/ OPC_EmitInteger, MVT::i32, 0,
/* 10757*/ OPC_EmitInteger, MVT::i32, 0,
/* 10760*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, // Results = #28
/* 10786*/ OPC_EmitInteger, MVT::i32, 0,
/* 10789*/ OPC_EmitInteger, MVT::i32, 0,
/* 10792*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 10804*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 10807*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 32, // Results = #33
/* 10815*/ OPC_EmitInteger, MVT::i32, 0,
/* 10818*/ OPC_EmitInteger, MVT::i32, 0,
/* 10821*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 10833*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 10836*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 37, // Results = #38
/* 10844*/ OPC_EmitInteger, MVT::i32, 0,
/* 10847*/ OPC_EmitInteger, MVT::i32, 0,
/* 10850*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 10862*/ OPC_EmitInteger, MVT::i32, 1,
/* 10865*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 10868*/ OPC_EmitInteger, MVT::i32, 0,
/* 10871*/ OPC_EmitInteger, MVT::i32, 0,
/* 10874*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 28, 29, 30, 31, 33, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, // Results = #46
/* 10898*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 10901*/ OPC_EmitInteger, MVT::i32, 0,
/* 10904*/ OPC_EmitInteger, MVT::i32, 0,
/* 10907*/ OPC_EmitInteger, MVT::i32, 0,
/* 10910*/ OPC_EmitInteger, MVT::i32, 0,
/* 10913*/ OPC_EmitInteger, MVT::i32, 1,
/* 10916*/ OPC_EmitInteger, MVT::i32, 0,
/* 10919*/ OPC_EmitInteger, MVT::i32, 0,
/* 10922*/ OPC_EmitInteger, MVT::i32, 0,
/* 10925*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 10928*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 56, // Results = #57
/* 10936*/ OPC_EmitInteger, MVT::i32, 0,
/* 10939*/ OPC_EmitInteger, MVT::i32, 0,
/* 10942*/ OPC_EmitInteger, MVT::i32, 0,
/* 10945*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 10957*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 10960*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 62, // Results = #63
/* 10968*/ OPC_EmitInteger, MVT::i32, 0,
/* 10971*/ OPC_EmitInteger, MVT::i32, 0,
/* 10974*/ OPC_EmitInteger, MVT::i32, 0,
/* 10977*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 10989*/ OPC_EmitInteger, MVT::i32, 1,
/* 10992*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 10995*/ OPC_EmitInteger, MVT::i32, 0,
/* 10998*/ OPC_EmitInteger, MVT::i32, 0,
/* 11001*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 50, 51, 52, 53, 54, 55, 57, 58, 59, 60, 61, 63, 64, 65, 66, 67, 68, 69, 70, 71, // Results = #72
/* 11027*/ OPC_EmitInteger, MVT::i32, 0,
/* 11030*/ OPC_EmitInteger, MVT::i32, 0,
/* 11033*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 11045*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 11048*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 76, // Results = #77
/* 11056*/ OPC_EmitInteger, MVT::i32, 0,
/* 11059*/ OPC_EmitInteger, MVT::i32, 0,
/* 11062*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 11074*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 11077*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 81, // Results = #82
/* 11085*/ OPC_EmitInteger, MVT::i32, 0,
/* 11088*/ OPC_EmitInteger, MVT::i32, 0,
/* 11091*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 11103*/ OPC_EmitInteger, MVT::i32, 1,
/* 11106*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 11109*/ OPC_EmitInteger, MVT::i32, 0,
/* 11112*/ OPC_EmitInteger, MVT::i32, 0,
/* 11115*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 48, 49, 72, 73, 74, 75, 77, 78, 79, 80, 82, 83, 84, 85, 86, 87, 88, 89, // Results = #90
/* 11139*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 11142*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 46, 47, 90, 91,
// Src: (or:{ *:[i64] } (and:{ *:[i64] } i64:{ *:[i64] }:$x, i64:{ *:[i64] }:$z), (and:{ *:[i64] } (or:{ *:[i64] } i64:{ *:[i64] }:$z, i64:{ *:[i64] }:$x), i64:{ *:[i64] }:$y)) - Complexity = 12
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 11153*/ 0, /*End of Scope*/
/* 11154*/ /*Scope*/ 127|128,7/*1023*/, /*->12179*/
/* 11156*/ OPC_RecordChild0, // #2 = $y
/* 11157*/ OPC_MoveChild1,
/* 11158*/ OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/* 11161*/ OPC_Scope, 122|128,3/*506*/, /*->11670*/ // 2 children in Scope
/* 11164*/ OPC_CheckChild0Same, 1,
/* 11166*/ OPC_CheckChild1Same, 0,
/* 11168*/ OPC_MoveParent,
/* 11169*/ OPC_MoveParent,
/* 11170*/ OPC_CheckType, MVT::i64,
/* 11172*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 11174*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 11177*/ OPC_EmitInteger, MVT::i32, 0,
/* 11180*/ OPC_EmitInteger, MVT::i32, 0,
/* 11183*/ OPC_EmitInteger, MVT::i32, 0,
/* 11186*/ OPC_EmitInteger, MVT::i32, 0,
/* 11189*/ OPC_EmitInteger, MVT::i32, 1,
/* 11192*/ OPC_EmitInteger, MVT::i32, 0,
/* 11195*/ OPC_EmitInteger, MVT::i32, 0,
/* 11198*/ OPC_EmitInteger, MVT::i32, 0,
/* 11201*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 11204*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 12, // Results = #13
/* 11212*/ OPC_EmitInteger, MVT::i32, 0,
/* 11215*/ OPC_EmitInteger, MVT::i32, 0,
/* 11218*/ OPC_EmitInteger, MVT::i32, 0,
/* 11221*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 11233*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 11236*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 18, // Results = #19
/* 11244*/ OPC_EmitInteger, MVT::i32, 0,
/* 11247*/ OPC_EmitInteger, MVT::i32, 0,
/* 11250*/ OPC_EmitInteger, MVT::i32, 0,
/* 11253*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 11265*/ OPC_EmitInteger, MVT::i32, 1,
/* 11268*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 11271*/ OPC_EmitInteger, MVT::i32, 0,
/* 11274*/ OPC_EmitInteger, MVT::i32, 0,
/* 11277*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, // Results = #28
/* 11303*/ OPC_EmitInteger, MVT::i32, 0,
/* 11306*/ OPC_EmitInteger, MVT::i32, 0,
/* 11309*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 11321*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 11324*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 32, // Results = #33
/* 11332*/ OPC_EmitInteger, MVT::i32, 0,
/* 11335*/ OPC_EmitInteger, MVT::i32, 0,
/* 11338*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 11350*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 11353*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 37, // Results = #38
/* 11361*/ OPC_EmitInteger, MVT::i32, 0,
/* 11364*/ OPC_EmitInteger, MVT::i32, 0,
/* 11367*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 11379*/ OPC_EmitInteger, MVT::i32, 1,
/* 11382*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 11385*/ OPC_EmitInteger, MVT::i32, 0,
/* 11388*/ OPC_EmitInteger, MVT::i32, 0,
/* 11391*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 28, 29, 30, 31, 33, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, // Results = #46
/* 11415*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 11418*/ OPC_EmitInteger, MVT::i32, 0,
/* 11421*/ OPC_EmitInteger, MVT::i32, 0,
/* 11424*/ OPC_EmitInteger, MVT::i32, 0,
/* 11427*/ OPC_EmitInteger, MVT::i32, 0,
/* 11430*/ OPC_EmitInteger, MVT::i32, 1,
/* 11433*/ OPC_EmitInteger, MVT::i32, 0,
/* 11436*/ OPC_EmitInteger, MVT::i32, 0,
/* 11439*/ OPC_EmitInteger, MVT::i32, 0,
/* 11442*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 11445*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 56, // Results = #57
/* 11453*/ OPC_EmitInteger, MVT::i32, 0,
/* 11456*/ OPC_EmitInteger, MVT::i32, 0,
/* 11459*/ OPC_EmitInteger, MVT::i32, 0,
/* 11462*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 11474*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 11477*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 62, // Results = #63
/* 11485*/ OPC_EmitInteger, MVT::i32, 0,
/* 11488*/ OPC_EmitInteger, MVT::i32, 0,
/* 11491*/ OPC_EmitInteger, MVT::i32, 0,
/* 11494*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 11506*/ OPC_EmitInteger, MVT::i32, 1,
/* 11509*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 11512*/ OPC_EmitInteger, MVT::i32, 0,
/* 11515*/ OPC_EmitInteger, MVT::i32, 0,
/* 11518*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 50, 51, 52, 53, 54, 55, 57, 58, 59, 60, 61, 63, 64, 65, 66, 67, 68, 69, 70, 71, // Results = #72
/* 11544*/ OPC_EmitInteger, MVT::i32, 0,
/* 11547*/ OPC_EmitInteger, MVT::i32, 0,
/* 11550*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 11562*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 11565*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 76, // Results = #77
/* 11573*/ OPC_EmitInteger, MVT::i32, 0,
/* 11576*/ OPC_EmitInteger, MVT::i32, 0,
/* 11579*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 11591*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 11594*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 81, // Results = #82
/* 11602*/ OPC_EmitInteger, MVT::i32, 0,
/* 11605*/ OPC_EmitInteger, MVT::i32, 0,
/* 11608*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 11620*/ OPC_EmitInteger, MVT::i32, 1,
/* 11623*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 11626*/ OPC_EmitInteger, MVT::i32, 0,
/* 11629*/ OPC_EmitInteger, MVT::i32, 0,
/* 11632*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 48, 49, 72, 73, 74, 75, 77, 78, 79, 80, 82, 83, 84, 85, 86, 87, 88, 89, // Results = #90
/* 11656*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 11659*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 46, 47, 90, 91,
// Src: (or:{ *:[i64] } (and:{ *:[i64] } i64:{ *:[i64] }:$z, i64:{ *:[i64] }:$x), (and:{ *:[i64] } i64:{ *:[i64] }:$y, (or:{ *:[i64] } i64:{ *:[i64] }:$x, i64:{ *:[i64] }:$z))) - Complexity = 12
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 11670*/ /*Scope*/ 122|128,3/*506*/, /*->12178*/
/* 11672*/ OPC_CheckChild0Same, 0,
/* 11674*/ OPC_CheckChild1Same, 1,
/* 11676*/ OPC_MoveParent,
/* 11677*/ OPC_MoveParent,
/* 11678*/ OPC_CheckType, MVT::i64,
/* 11680*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 11682*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 11685*/ OPC_EmitInteger, MVT::i32, 0,
/* 11688*/ OPC_EmitInteger, MVT::i32, 0,
/* 11691*/ OPC_EmitInteger, MVT::i32, 0,
/* 11694*/ OPC_EmitInteger, MVT::i32, 0,
/* 11697*/ OPC_EmitInteger, MVT::i32, 1,
/* 11700*/ OPC_EmitInteger, MVT::i32, 0,
/* 11703*/ OPC_EmitInteger, MVT::i32, 0,
/* 11706*/ OPC_EmitInteger, MVT::i32, 0,
/* 11709*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 11712*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 12, // Results = #13
/* 11720*/ OPC_EmitInteger, MVT::i32, 0,
/* 11723*/ OPC_EmitInteger, MVT::i32, 0,
/* 11726*/ OPC_EmitInteger, MVT::i32, 0,
/* 11729*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 11741*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 11744*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 18, // Results = #19
/* 11752*/ OPC_EmitInteger, MVT::i32, 0,
/* 11755*/ OPC_EmitInteger, MVT::i32, 0,
/* 11758*/ OPC_EmitInteger, MVT::i32, 0,
/* 11761*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 11773*/ OPC_EmitInteger, MVT::i32, 1,
/* 11776*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 11779*/ OPC_EmitInteger, MVT::i32, 0,
/* 11782*/ OPC_EmitInteger, MVT::i32, 0,
/* 11785*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, // Results = #28
/* 11811*/ OPC_EmitInteger, MVT::i32, 0,
/* 11814*/ OPC_EmitInteger, MVT::i32, 0,
/* 11817*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 11829*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 11832*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 32, // Results = #33
/* 11840*/ OPC_EmitInteger, MVT::i32, 0,
/* 11843*/ OPC_EmitInteger, MVT::i32, 0,
/* 11846*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 11858*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 11861*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 37, // Results = #38
/* 11869*/ OPC_EmitInteger, MVT::i32, 0,
/* 11872*/ OPC_EmitInteger, MVT::i32, 0,
/* 11875*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 11887*/ OPC_EmitInteger, MVT::i32, 1,
/* 11890*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 11893*/ OPC_EmitInteger, MVT::i32, 0,
/* 11896*/ OPC_EmitInteger, MVT::i32, 0,
/* 11899*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 28, 29, 30, 31, 33, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, // Results = #46
/* 11923*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 11926*/ OPC_EmitInteger, MVT::i32, 0,
/* 11929*/ OPC_EmitInteger, MVT::i32, 0,
/* 11932*/ OPC_EmitInteger, MVT::i32, 0,
/* 11935*/ OPC_EmitInteger, MVT::i32, 0,
/* 11938*/ OPC_EmitInteger, MVT::i32, 1,
/* 11941*/ OPC_EmitInteger, MVT::i32, 0,
/* 11944*/ OPC_EmitInteger, MVT::i32, 0,
/* 11947*/ OPC_EmitInteger, MVT::i32, 0,
/* 11950*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 11953*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 56, // Results = #57
/* 11961*/ OPC_EmitInteger, MVT::i32, 0,
/* 11964*/ OPC_EmitInteger, MVT::i32, 0,
/* 11967*/ OPC_EmitInteger, MVT::i32, 0,
/* 11970*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 11982*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 11985*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 62, // Results = #63
/* 11993*/ OPC_EmitInteger, MVT::i32, 0,
/* 11996*/ OPC_EmitInteger, MVT::i32, 0,
/* 11999*/ OPC_EmitInteger, MVT::i32, 0,
/* 12002*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 12014*/ OPC_EmitInteger, MVT::i32, 1,
/* 12017*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 12020*/ OPC_EmitInteger, MVT::i32, 0,
/* 12023*/ OPC_EmitInteger, MVT::i32, 0,
/* 12026*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 50, 51, 52, 53, 54, 55, 57, 58, 59, 60, 61, 63, 64, 65, 66, 67, 68, 69, 70, 71, // Results = #72
/* 12052*/ OPC_EmitInteger, MVT::i32, 0,
/* 12055*/ OPC_EmitInteger, MVT::i32, 0,
/* 12058*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 12070*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 12073*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 76, // Results = #77
/* 12081*/ OPC_EmitInteger, MVT::i32, 0,
/* 12084*/ OPC_EmitInteger, MVT::i32, 0,
/* 12087*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 12099*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 12102*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 81, // Results = #82
/* 12110*/ OPC_EmitInteger, MVT::i32, 0,
/* 12113*/ OPC_EmitInteger, MVT::i32, 0,
/* 12116*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 12128*/ OPC_EmitInteger, MVT::i32, 1,
/* 12131*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 12134*/ OPC_EmitInteger, MVT::i32, 0,
/* 12137*/ OPC_EmitInteger, MVT::i32, 0,
/* 12140*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 48, 49, 72, 73, 74, 75, 77, 78, 79, 80, 82, 83, 84, 85, 86, 87, 88, 89, // Results = #90
/* 12164*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 12167*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 46, 47, 90, 91,
// Src: (or:{ *:[i64] } (and:{ *:[i64] } i64:{ *:[i64] }:$z, i64:{ *:[i64] }:$x), (and:{ *:[i64] } i64:{ *:[i64] }:$y, (or:{ *:[i64] } i64:{ *:[i64] }:$z, i64:{ *:[i64] }:$x))) - Complexity = 12
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 12178*/ 0, /*End of Scope*/
/* 12179*/ /*Scope*/ 0|128,8/*1024*/, /*->13205*/
/* 12181*/ OPC_MoveChild0,
/* 12182*/ OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/* 12185*/ OPC_Scope, 123|128,3/*507*/, /*->12695*/ // 2 children in Scope
/* 12188*/ OPC_CheckChild0Same, 1,
/* 12190*/ OPC_CheckChild1Same, 0,
/* 12192*/ OPC_MoveParent,
/* 12193*/ OPC_RecordChild1, // #2 = $y
/* 12194*/ OPC_MoveParent,
/* 12195*/ OPC_CheckType, MVT::i64,
/* 12197*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 12199*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 12202*/ OPC_EmitInteger, MVT::i32, 0,
/* 12205*/ OPC_EmitInteger, MVT::i32, 0,
/* 12208*/ OPC_EmitInteger, MVT::i32, 0,
/* 12211*/ OPC_EmitInteger, MVT::i32, 0,
/* 12214*/ OPC_EmitInteger, MVT::i32, 1,
/* 12217*/ OPC_EmitInteger, MVT::i32, 0,
/* 12220*/ OPC_EmitInteger, MVT::i32, 0,
/* 12223*/ OPC_EmitInteger, MVT::i32, 0,
/* 12226*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 12229*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 12, // Results = #13
/* 12237*/ OPC_EmitInteger, MVT::i32, 0,
/* 12240*/ OPC_EmitInteger, MVT::i32, 0,
/* 12243*/ OPC_EmitInteger, MVT::i32, 0,
/* 12246*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 12258*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 12261*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 18, // Results = #19
/* 12269*/ OPC_EmitInteger, MVT::i32, 0,
/* 12272*/ OPC_EmitInteger, MVT::i32, 0,
/* 12275*/ OPC_EmitInteger, MVT::i32, 0,
/* 12278*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 12290*/ OPC_EmitInteger, MVT::i32, 1,
/* 12293*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 12296*/ OPC_EmitInteger, MVT::i32, 0,
/* 12299*/ OPC_EmitInteger, MVT::i32, 0,
/* 12302*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, // Results = #28
/* 12328*/ OPC_EmitInteger, MVT::i32, 0,
/* 12331*/ OPC_EmitInteger, MVT::i32, 0,
/* 12334*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 12346*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 12349*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 32, // Results = #33
/* 12357*/ OPC_EmitInteger, MVT::i32, 0,
/* 12360*/ OPC_EmitInteger, MVT::i32, 0,
/* 12363*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 12375*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 12378*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 37, // Results = #38
/* 12386*/ OPC_EmitInteger, MVT::i32, 0,
/* 12389*/ OPC_EmitInteger, MVT::i32, 0,
/* 12392*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 12404*/ OPC_EmitInteger, MVT::i32, 1,
/* 12407*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 12410*/ OPC_EmitInteger, MVT::i32, 0,
/* 12413*/ OPC_EmitInteger, MVT::i32, 0,
/* 12416*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 28, 29, 30, 31, 33, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, // Results = #46
/* 12440*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 12443*/ OPC_EmitInteger, MVT::i32, 0,
/* 12446*/ OPC_EmitInteger, MVT::i32, 0,
/* 12449*/ OPC_EmitInteger, MVT::i32, 0,
/* 12452*/ OPC_EmitInteger, MVT::i32, 0,
/* 12455*/ OPC_EmitInteger, MVT::i32, 1,
/* 12458*/ OPC_EmitInteger, MVT::i32, 0,
/* 12461*/ OPC_EmitInteger, MVT::i32, 0,
/* 12464*/ OPC_EmitInteger, MVT::i32, 0,
/* 12467*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 12470*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 56, // Results = #57
/* 12478*/ OPC_EmitInteger, MVT::i32, 0,
/* 12481*/ OPC_EmitInteger, MVT::i32, 0,
/* 12484*/ OPC_EmitInteger, MVT::i32, 0,
/* 12487*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 12499*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 12502*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 62, // Results = #63
/* 12510*/ OPC_EmitInteger, MVT::i32, 0,
/* 12513*/ OPC_EmitInteger, MVT::i32, 0,
/* 12516*/ OPC_EmitInteger, MVT::i32, 0,
/* 12519*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 12531*/ OPC_EmitInteger, MVT::i32, 1,
/* 12534*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 12537*/ OPC_EmitInteger, MVT::i32, 0,
/* 12540*/ OPC_EmitInteger, MVT::i32, 0,
/* 12543*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 50, 51, 52, 53, 54, 55, 57, 58, 59, 60, 61, 63, 64, 65, 66, 67, 68, 69, 70, 71, // Results = #72
/* 12569*/ OPC_EmitInteger, MVT::i32, 0,
/* 12572*/ OPC_EmitInteger, MVT::i32, 0,
/* 12575*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 12587*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 12590*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 76, // Results = #77
/* 12598*/ OPC_EmitInteger, MVT::i32, 0,
/* 12601*/ OPC_EmitInteger, MVT::i32, 0,
/* 12604*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 12616*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 12619*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 81, // Results = #82
/* 12627*/ OPC_EmitInteger, MVT::i32, 0,
/* 12630*/ OPC_EmitInteger, MVT::i32, 0,
/* 12633*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 12645*/ OPC_EmitInteger, MVT::i32, 1,
/* 12648*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 12651*/ OPC_EmitInteger, MVT::i32, 0,
/* 12654*/ OPC_EmitInteger, MVT::i32, 0,
/* 12657*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 48, 49, 72, 73, 74, 75, 77, 78, 79, 80, 82, 83, 84, 85, 86, 87, 88, 89, // Results = #90
/* 12681*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 12684*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 46, 47, 90, 91,
// Src: (or:{ *:[i64] } (and:{ *:[i64] } i64:{ *:[i64] }:$z, i64:{ *:[i64] }:$x), (and:{ *:[i64] } (or:{ *:[i64] } i64:{ *:[i64] }:$x, i64:{ *:[i64] }:$z), i64:{ *:[i64] }:$y)) - Complexity = 12
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 12695*/ /*Scope*/ 123|128,3/*507*/, /*->13204*/
/* 12697*/ OPC_CheckChild0Same, 0,
/* 12699*/ OPC_CheckChild1Same, 1,
/* 12701*/ OPC_MoveParent,
/* 12702*/ OPC_RecordChild1, // #2 = $y
/* 12703*/ OPC_MoveParent,
/* 12704*/ OPC_CheckType, MVT::i64,
/* 12706*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 12708*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 12711*/ OPC_EmitInteger, MVT::i32, 0,
/* 12714*/ OPC_EmitInteger, MVT::i32, 0,
/* 12717*/ OPC_EmitInteger, MVT::i32, 0,
/* 12720*/ OPC_EmitInteger, MVT::i32, 0,
/* 12723*/ OPC_EmitInteger, MVT::i32, 1,
/* 12726*/ OPC_EmitInteger, MVT::i32, 0,
/* 12729*/ OPC_EmitInteger, MVT::i32, 0,
/* 12732*/ OPC_EmitInteger, MVT::i32, 0,
/* 12735*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 12738*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 12, // Results = #13
/* 12746*/ OPC_EmitInteger, MVT::i32, 0,
/* 12749*/ OPC_EmitInteger, MVT::i32, 0,
/* 12752*/ OPC_EmitInteger, MVT::i32, 0,
/* 12755*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 12767*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 12770*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 18, // Results = #19
/* 12778*/ OPC_EmitInteger, MVT::i32, 0,
/* 12781*/ OPC_EmitInteger, MVT::i32, 0,
/* 12784*/ OPC_EmitInteger, MVT::i32, 0,
/* 12787*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 12799*/ OPC_EmitInteger, MVT::i32, 1,
/* 12802*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 12805*/ OPC_EmitInteger, MVT::i32, 0,
/* 12808*/ OPC_EmitInteger, MVT::i32, 0,
/* 12811*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, // Results = #28
/* 12837*/ OPC_EmitInteger, MVT::i32, 0,
/* 12840*/ OPC_EmitInteger, MVT::i32, 0,
/* 12843*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 12855*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 12858*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 32, // Results = #33
/* 12866*/ OPC_EmitInteger, MVT::i32, 0,
/* 12869*/ OPC_EmitInteger, MVT::i32, 0,
/* 12872*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 12884*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 12887*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 37, // Results = #38
/* 12895*/ OPC_EmitInteger, MVT::i32, 0,
/* 12898*/ OPC_EmitInteger, MVT::i32, 0,
/* 12901*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 12913*/ OPC_EmitInteger, MVT::i32, 1,
/* 12916*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 12919*/ OPC_EmitInteger, MVT::i32, 0,
/* 12922*/ OPC_EmitInteger, MVT::i32, 0,
/* 12925*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 28, 29, 30, 31, 33, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, // Results = #46
/* 12949*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 12952*/ OPC_EmitInteger, MVT::i32, 0,
/* 12955*/ OPC_EmitInteger, MVT::i32, 0,
/* 12958*/ OPC_EmitInteger, MVT::i32, 0,
/* 12961*/ OPC_EmitInteger, MVT::i32, 0,
/* 12964*/ OPC_EmitInteger, MVT::i32, 1,
/* 12967*/ OPC_EmitInteger, MVT::i32, 0,
/* 12970*/ OPC_EmitInteger, MVT::i32, 0,
/* 12973*/ OPC_EmitInteger, MVT::i32, 0,
/* 12976*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 12979*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 56, // Results = #57
/* 12987*/ OPC_EmitInteger, MVT::i32, 0,
/* 12990*/ OPC_EmitInteger, MVT::i32, 0,
/* 12993*/ OPC_EmitInteger, MVT::i32, 0,
/* 12996*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 13008*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 13011*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 62, // Results = #63
/* 13019*/ OPC_EmitInteger, MVT::i32, 0,
/* 13022*/ OPC_EmitInteger, MVT::i32, 0,
/* 13025*/ OPC_EmitInteger, MVT::i32, 0,
/* 13028*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 13040*/ OPC_EmitInteger, MVT::i32, 1,
/* 13043*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 13046*/ OPC_EmitInteger, MVT::i32, 0,
/* 13049*/ OPC_EmitInteger, MVT::i32, 0,
/* 13052*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 50, 51, 52, 53, 54, 55, 57, 58, 59, 60, 61, 63, 64, 65, 66, 67, 68, 69, 70, 71, // Results = #72
/* 13078*/ OPC_EmitInteger, MVT::i32, 0,
/* 13081*/ OPC_EmitInteger, MVT::i32, 0,
/* 13084*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 13096*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 13099*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 76, // Results = #77
/* 13107*/ OPC_EmitInteger, MVT::i32, 0,
/* 13110*/ OPC_EmitInteger, MVT::i32, 0,
/* 13113*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 13125*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 13128*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 81, // Results = #82
/* 13136*/ OPC_EmitInteger, MVT::i32, 0,
/* 13139*/ OPC_EmitInteger, MVT::i32, 0,
/* 13142*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 13154*/ OPC_EmitInteger, MVT::i32, 1,
/* 13157*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 13160*/ OPC_EmitInteger, MVT::i32, 0,
/* 13163*/ OPC_EmitInteger, MVT::i32, 0,
/* 13166*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 48, 49, 72, 73, 74, 75, 77, 78, 79, 80, 82, 83, 84, 85, 86, 87, 88, 89, // Results = #90
/* 13190*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 13193*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 46, 47, 90, 91,
// Src: (or:{ *:[i64] } (and:{ *:[i64] } i64:{ *:[i64] }:$z, i64:{ *:[i64] }:$x), (and:{ *:[i64] } (or:{ *:[i64] } i64:{ *:[i64] }:$z, i64:{ *:[i64] }:$x), i64:{ *:[i64] }:$y)) - Complexity = 12
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 13204*/ 0, /*End of Scope*/
/* 13205*/ 0, /*End of Scope*/
/* 13206*/ /*Scope*/ 87|128,15/*2007*/, /*->15215*/
/* 13208*/ OPC_MoveChild1,
/* 13209*/ OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/* 13212*/ OPC_RecordChild0, // #1 = $x
/* 13213*/ OPC_RecordChild1, // #2 = $z
/* 13214*/ OPC_MoveParent,
/* 13215*/ OPC_MoveParent,
/* 13216*/ OPC_MoveChild1,
/* 13217*/ OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/* 13220*/ OPC_Scope, 121|128,3/*505*/, /*->13728*/ // 3 children in Scope
/* 13223*/ OPC_CheckChild0Same, 1,
/* 13225*/ OPC_CheckChild1Same, 2,
/* 13227*/ OPC_MoveParent,
/* 13228*/ OPC_CheckType, MVT::i64,
/* 13230*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 13232*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 13235*/ OPC_EmitInteger, MVT::i32, 0,
/* 13238*/ OPC_EmitInteger, MVT::i32, 0,
/* 13241*/ OPC_EmitInteger, MVT::i32, 0,
/* 13244*/ OPC_EmitInteger, MVT::i32, 0,
/* 13247*/ OPC_EmitInteger, MVT::i32, 1,
/* 13250*/ OPC_EmitInteger, MVT::i32, 0,
/* 13253*/ OPC_EmitInteger, MVT::i32, 0,
/* 13256*/ OPC_EmitInteger, MVT::i32, 0,
/* 13259*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 13262*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 12, // Results = #13
/* 13270*/ OPC_EmitInteger, MVT::i32, 0,
/* 13273*/ OPC_EmitInteger, MVT::i32, 0,
/* 13276*/ OPC_EmitInteger, MVT::i32, 0,
/* 13279*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 13291*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 13294*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 18, // Results = #19
/* 13302*/ OPC_EmitInteger, MVT::i32, 0,
/* 13305*/ OPC_EmitInteger, MVT::i32, 0,
/* 13308*/ OPC_EmitInteger, MVT::i32, 0,
/* 13311*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 13323*/ OPC_EmitInteger, MVT::i32, 1,
/* 13326*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 13329*/ OPC_EmitInteger, MVT::i32, 0,
/* 13332*/ OPC_EmitInteger, MVT::i32, 0,
/* 13335*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, // Results = #28
/* 13361*/ OPC_EmitInteger, MVT::i32, 0,
/* 13364*/ OPC_EmitInteger, MVT::i32, 0,
/* 13367*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 13379*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 13382*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 32, // Results = #33
/* 13390*/ OPC_EmitInteger, MVT::i32, 0,
/* 13393*/ OPC_EmitInteger, MVT::i32, 0,
/* 13396*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 13408*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 13411*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 37, // Results = #38
/* 13419*/ OPC_EmitInteger, MVT::i32, 0,
/* 13422*/ OPC_EmitInteger, MVT::i32, 0,
/* 13425*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 13437*/ OPC_EmitInteger, MVT::i32, 1,
/* 13440*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 13443*/ OPC_EmitInteger, MVT::i32, 0,
/* 13446*/ OPC_EmitInteger, MVT::i32, 0,
/* 13449*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 28, 29, 30, 31, 33, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, // Results = #46
/* 13473*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 13476*/ OPC_EmitInteger, MVT::i32, 0,
/* 13479*/ OPC_EmitInteger, MVT::i32, 0,
/* 13482*/ OPC_EmitInteger, MVT::i32, 0,
/* 13485*/ OPC_EmitInteger, MVT::i32, 0,
/* 13488*/ OPC_EmitInteger, MVT::i32, 1,
/* 13491*/ OPC_EmitInteger, MVT::i32, 0,
/* 13494*/ OPC_EmitInteger, MVT::i32, 0,
/* 13497*/ OPC_EmitInteger, MVT::i32, 0,
/* 13500*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 13503*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 56, // Results = #57
/* 13511*/ OPC_EmitInteger, MVT::i32, 0,
/* 13514*/ OPC_EmitInteger, MVT::i32, 0,
/* 13517*/ OPC_EmitInteger, MVT::i32, 0,
/* 13520*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 13532*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 13535*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 62, // Results = #63
/* 13543*/ OPC_EmitInteger, MVT::i32, 0,
/* 13546*/ OPC_EmitInteger, MVT::i32, 0,
/* 13549*/ OPC_EmitInteger, MVT::i32, 0,
/* 13552*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 13564*/ OPC_EmitInteger, MVT::i32, 1,
/* 13567*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 13570*/ OPC_EmitInteger, MVT::i32, 0,
/* 13573*/ OPC_EmitInteger, MVT::i32, 0,
/* 13576*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 50, 51, 52, 53, 54, 55, 57, 58, 59, 60, 61, 63, 64, 65, 66, 67, 68, 69, 70, 71, // Results = #72
/* 13602*/ OPC_EmitInteger, MVT::i32, 0,
/* 13605*/ OPC_EmitInteger, MVT::i32, 0,
/* 13608*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 13620*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 13623*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 76, // Results = #77
/* 13631*/ OPC_EmitInteger, MVT::i32, 0,
/* 13634*/ OPC_EmitInteger, MVT::i32, 0,
/* 13637*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 13649*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 13652*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 81, // Results = #82
/* 13660*/ OPC_EmitInteger, MVT::i32, 0,
/* 13663*/ OPC_EmitInteger, MVT::i32, 0,
/* 13666*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 13678*/ OPC_EmitInteger, MVT::i32, 1,
/* 13681*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 13684*/ OPC_EmitInteger, MVT::i32, 0,
/* 13687*/ OPC_EmitInteger, MVT::i32, 0,
/* 13690*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 48, 49, 72, 73, 74, 75, 77, 78, 79, 80, 82, 83, 84, 85, 86, 87, 88, 89, // Results = #90
/* 13714*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 13717*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 46, 47, 90, 91,
// Src: (or:{ *:[i64] } (and:{ *:[i64] } i64:{ *:[i64] }:$y, (or:{ *:[i64] } i64:{ *:[i64] }:$x, i64:{ *:[i64] }:$z)), (and:{ *:[i64] } i64:{ *:[i64] }:$x, i64:{ *:[i64] }:$z)) - Complexity = 12
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 13728*/ /*Scope*/ 81|128,7/*977*/, /*->14707*/
/* 13730*/ OPC_CheckChild0Same, 2,
/* 13732*/ OPC_CheckChild1Same, 1,
/* 13734*/ OPC_MoveParent,
/* 13735*/ OPC_CheckType, MVT::i64,
/* 13737*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 13739*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 13742*/ OPC_EmitInteger, MVT::i32, 0,
/* 13745*/ OPC_EmitInteger, MVT::i32, 0,
/* 13748*/ OPC_EmitInteger, MVT::i32, 0,
/* 13751*/ OPC_EmitInteger, MVT::i32, 0,
/* 13754*/ OPC_EmitInteger, MVT::i32, 1,
/* 13757*/ OPC_EmitInteger, MVT::i32, 0,
/* 13760*/ OPC_EmitInteger, MVT::i32, 0,
/* 13763*/ OPC_EmitInteger, MVT::i32, 0,
/* 13766*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 13769*/ OPC_Scope, 82|128,3/*466*/, /*->14238*/ // 2 children in Scope
/* 13772*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 12, // Results = #13
/* 13780*/ OPC_EmitInteger, MVT::i32, 0,
/* 13783*/ OPC_EmitInteger, MVT::i32, 0,
/* 13786*/ OPC_EmitInteger, MVT::i32, 0,
/* 13789*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 13801*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 13804*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 18, // Results = #19
/* 13812*/ OPC_EmitInteger, MVT::i32, 0,
/* 13815*/ OPC_EmitInteger, MVT::i32, 0,
/* 13818*/ OPC_EmitInteger, MVT::i32, 0,
/* 13821*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 13833*/ OPC_EmitInteger, MVT::i32, 1,
/* 13836*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 13839*/ OPC_EmitInteger, MVT::i32, 0,
/* 13842*/ OPC_EmitInteger, MVT::i32, 0,
/* 13845*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, // Results = #28
/* 13871*/ OPC_EmitInteger, MVT::i32, 0,
/* 13874*/ OPC_EmitInteger, MVT::i32, 0,
/* 13877*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 13889*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 13892*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 32, // Results = #33
/* 13900*/ OPC_EmitInteger, MVT::i32, 0,
/* 13903*/ OPC_EmitInteger, MVT::i32, 0,
/* 13906*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 13918*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 13921*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 37, // Results = #38
/* 13929*/ OPC_EmitInteger, MVT::i32, 0,
/* 13932*/ OPC_EmitInteger, MVT::i32, 0,
/* 13935*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 13947*/ OPC_EmitInteger, MVT::i32, 1,
/* 13950*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 13953*/ OPC_EmitInteger, MVT::i32, 0,
/* 13956*/ OPC_EmitInteger, MVT::i32, 0,
/* 13959*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 28, 29, 30, 31, 33, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, // Results = #46
/* 13983*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 13986*/ OPC_EmitInteger, MVT::i32, 0,
/* 13989*/ OPC_EmitInteger, MVT::i32, 0,
/* 13992*/ OPC_EmitInteger, MVT::i32, 0,
/* 13995*/ OPC_EmitInteger, MVT::i32, 0,
/* 13998*/ OPC_EmitInteger, MVT::i32, 1,
/* 14001*/ OPC_EmitInteger, MVT::i32, 0,
/* 14004*/ OPC_EmitInteger, MVT::i32, 0,
/* 14007*/ OPC_EmitInteger, MVT::i32, 0,
/* 14010*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 14013*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 56, // Results = #57
/* 14021*/ OPC_EmitInteger, MVT::i32, 0,
/* 14024*/ OPC_EmitInteger, MVT::i32, 0,
/* 14027*/ OPC_EmitInteger, MVT::i32, 0,
/* 14030*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 14042*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 14045*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 62, // Results = #63
/* 14053*/ OPC_EmitInteger, MVT::i32, 0,
/* 14056*/ OPC_EmitInteger, MVT::i32, 0,
/* 14059*/ OPC_EmitInteger, MVT::i32, 0,
/* 14062*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 14074*/ OPC_EmitInteger, MVT::i32, 1,
/* 14077*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 14080*/ OPC_EmitInteger, MVT::i32, 0,
/* 14083*/ OPC_EmitInteger, MVT::i32, 0,
/* 14086*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 50, 51, 52, 53, 54, 55, 57, 58, 59, 60, 61, 63, 64, 65, 66, 67, 68, 69, 70, 71, // Results = #72
/* 14112*/ OPC_EmitInteger, MVT::i32, 0,
/* 14115*/ OPC_EmitInteger, MVT::i32, 0,
/* 14118*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 14130*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 14133*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 76, // Results = #77
/* 14141*/ OPC_EmitInteger, MVT::i32, 0,
/* 14144*/ OPC_EmitInteger, MVT::i32, 0,
/* 14147*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 14159*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 14162*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 81, // Results = #82
/* 14170*/ OPC_EmitInteger, MVT::i32, 0,
/* 14173*/ OPC_EmitInteger, MVT::i32, 0,
/* 14176*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 14188*/ OPC_EmitInteger, MVT::i32, 1,
/* 14191*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 14194*/ OPC_EmitInteger, MVT::i32, 0,
/* 14197*/ OPC_EmitInteger, MVT::i32, 0,
/* 14200*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 48, 49, 72, 73, 74, 75, 77, 78, 79, 80, 82, 83, 84, 85, 86, 87, 88, 89, // Results = #90
/* 14224*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 14227*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 46, 47, 90, 91,
// Src: (or:{ *:[i64] } (and:{ *:[i64] } i64:{ *:[i64] }:$y, (or:{ *:[i64] } i64:{ *:[i64] }:$x, i64:{ *:[i64] }:$z)), (and:{ *:[i64] } i64:{ *:[i64] }:$z, i64:{ *:[i64] }:$x)) - Complexity = 12
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 14238*/ /*Scope*/ 82|128,3/*466*/, /*->14706*/
/* 14240*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 12, // Results = #13
/* 14248*/ OPC_EmitInteger, MVT::i32, 0,
/* 14251*/ OPC_EmitInteger, MVT::i32, 0,
/* 14254*/ OPC_EmitInteger, MVT::i32, 0,
/* 14257*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 14269*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 14272*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 18, // Results = #19
/* 14280*/ OPC_EmitInteger, MVT::i32, 0,
/* 14283*/ OPC_EmitInteger, MVT::i32, 0,
/* 14286*/ OPC_EmitInteger, MVT::i32, 0,
/* 14289*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 14301*/ OPC_EmitInteger, MVT::i32, 1,
/* 14304*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 14307*/ OPC_EmitInteger, MVT::i32, 0,
/* 14310*/ OPC_EmitInteger, MVT::i32, 0,
/* 14313*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, // Results = #28
/* 14339*/ OPC_EmitInteger, MVT::i32, 0,
/* 14342*/ OPC_EmitInteger, MVT::i32, 0,
/* 14345*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 14357*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 14360*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 32, // Results = #33
/* 14368*/ OPC_EmitInteger, MVT::i32, 0,
/* 14371*/ OPC_EmitInteger, MVT::i32, 0,
/* 14374*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 14386*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 14389*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 37, // Results = #38
/* 14397*/ OPC_EmitInteger, MVT::i32, 0,
/* 14400*/ OPC_EmitInteger, MVT::i32, 0,
/* 14403*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 14415*/ OPC_EmitInteger, MVT::i32, 1,
/* 14418*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 14421*/ OPC_EmitInteger, MVT::i32, 0,
/* 14424*/ OPC_EmitInteger, MVT::i32, 0,
/* 14427*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 28, 29, 30, 31, 33, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, // Results = #46
/* 14451*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 14454*/ OPC_EmitInteger, MVT::i32, 0,
/* 14457*/ OPC_EmitInteger, MVT::i32, 0,
/* 14460*/ OPC_EmitInteger, MVT::i32, 0,
/* 14463*/ OPC_EmitInteger, MVT::i32, 0,
/* 14466*/ OPC_EmitInteger, MVT::i32, 1,
/* 14469*/ OPC_EmitInteger, MVT::i32, 0,
/* 14472*/ OPC_EmitInteger, MVT::i32, 0,
/* 14475*/ OPC_EmitInteger, MVT::i32, 0,
/* 14478*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 14481*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 56, // Results = #57
/* 14489*/ OPC_EmitInteger, MVT::i32, 0,
/* 14492*/ OPC_EmitInteger, MVT::i32, 0,
/* 14495*/ OPC_EmitInteger, MVT::i32, 0,
/* 14498*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 14510*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 14513*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 62, // Results = #63
/* 14521*/ OPC_EmitInteger, MVT::i32, 0,
/* 14524*/ OPC_EmitInteger, MVT::i32, 0,
/* 14527*/ OPC_EmitInteger, MVT::i32, 0,
/* 14530*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 14542*/ OPC_EmitInteger, MVT::i32, 1,
/* 14545*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 14548*/ OPC_EmitInteger, MVT::i32, 0,
/* 14551*/ OPC_EmitInteger, MVT::i32, 0,
/* 14554*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 50, 51, 52, 53, 54, 55, 57, 58, 59, 60, 61, 63, 64, 65, 66, 67, 68, 69, 70, 71, // Results = #72
/* 14580*/ OPC_EmitInteger, MVT::i32, 0,
/* 14583*/ OPC_EmitInteger, MVT::i32, 0,
/* 14586*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 14598*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 14601*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 76, // Results = #77
/* 14609*/ OPC_EmitInteger, MVT::i32, 0,
/* 14612*/ OPC_EmitInteger, MVT::i32, 0,
/* 14615*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 14627*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 14630*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 81, // Results = #82
/* 14638*/ OPC_EmitInteger, MVT::i32, 0,
/* 14641*/ OPC_EmitInteger, MVT::i32, 0,
/* 14644*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 14656*/ OPC_EmitInteger, MVT::i32, 1,
/* 14659*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 14662*/ OPC_EmitInteger, MVT::i32, 0,
/* 14665*/ OPC_EmitInteger, MVT::i32, 0,
/* 14668*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 48, 49, 72, 73, 74, 75, 77, 78, 79, 80, 82, 83, 84, 85, 86, 87, 88, 89, // Results = #90
/* 14692*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 14695*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 46, 47, 90, 91,
// Src: (or:{ *:[i64] } (and:{ *:[i64] } i64:{ *:[i64] }:$y, (or:{ *:[i64] } i64:{ *:[i64] }:$z, i64:{ *:[i64] }:$x)), (and:{ *:[i64] } i64:{ *:[i64] }:$x, i64:{ *:[i64] }:$z)) - Complexity = 12
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 14706*/ 0, /*End of Scope*/
/* 14707*/ /*Scope*/ 121|128,3/*505*/, /*->15214*/
/* 14709*/ OPC_CheckChild0Same, 1,
/* 14711*/ OPC_CheckChild1Same, 2,
/* 14713*/ OPC_MoveParent,
/* 14714*/ OPC_CheckType, MVT::i64,
/* 14716*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 14718*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 14721*/ OPC_EmitInteger, MVT::i32, 0,
/* 14724*/ OPC_EmitInteger, MVT::i32, 0,
/* 14727*/ OPC_EmitInteger, MVT::i32, 0,
/* 14730*/ OPC_EmitInteger, MVT::i32, 0,
/* 14733*/ OPC_EmitInteger, MVT::i32, 1,
/* 14736*/ OPC_EmitInteger, MVT::i32, 0,
/* 14739*/ OPC_EmitInteger, MVT::i32, 0,
/* 14742*/ OPC_EmitInteger, MVT::i32, 0,
/* 14745*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 14748*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 12, // Results = #13
/* 14756*/ OPC_EmitInteger, MVT::i32, 0,
/* 14759*/ OPC_EmitInteger, MVT::i32, 0,
/* 14762*/ OPC_EmitInteger, MVT::i32, 0,
/* 14765*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 14777*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 14780*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 18, // Results = #19
/* 14788*/ OPC_EmitInteger, MVT::i32, 0,
/* 14791*/ OPC_EmitInteger, MVT::i32, 0,
/* 14794*/ OPC_EmitInteger, MVT::i32, 0,
/* 14797*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 14809*/ OPC_EmitInteger, MVT::i32, 1,
/* 14812*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 14815*/ OPC_EmitInteger, MVT::i32, 0,
/* 14818*/ OPC_EmitInteger, MVT::i32, 0,
/* 14821*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, // Results = #28
/* 14847*/ OPC_EmitInteger, MVT::i32, 0,
/* 14850*/ OPC_EmitInteger, MVT::i32, 0,
/* 14853*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 14865*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 14868*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 32, // Results = #33
/* 14876*/ OPC_EmitInteger, MVT::i32, 0,
/* 14879*/ OPC_EmitInteger, MVT::i32, 0,
/* 14882*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 14894*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 14897*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 37, // Results = #38
/* 14905*/ OPC_EmitInteger, MVT::i32, 0,
/* 14908*/ OPC_EmitInteger, MVT::i32, 0,
/* 14911*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 14923*/ OPC_EmitInteger, MVT::i32, 1,
/* 14926*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 14929*/ OPC_EmitInteger, MVT::i32, 0,
/* 14932*/ OPC_EmitInteger, MVT::i32, 0,
/* 14935*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 28, 29, 30, 31, 33, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, // Results = #46
/* 14959*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 14962*/ OPC_EmitInteger, MVT::i32, 0,
/* 14965*/ OPC_EmitInteger, MVT::i32, 0,
/* 14968*/ OPC_EmitInteger, MVT::i32, 0,
/* 14971*/ OPC_EmitInteger, MVT::i32, 0,
/* 14974*/ OPC_EmitInteger, MVT::i32, 1,
/* 14977*/ OPC_EmitInteger, MVT::i32, 0,
/* 14980*/ OPC_EmitInteger, MVT::i32, 0,
/* 14983*/ OPC_EmitInteger, MVT::i32, 0,
/* 14986*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 14989*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 56, // Results = #57
/* 14997*/ OPC_EmitInteger, MVT::i32, 0,
/* 15000*/ OPC_EmitInteger, MVT::i32, 0,
/* 15003*/ OPC_EmitInteger, MVT::i32, 0,
/* 15006*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 15018*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 15021*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 62, // Results = #63
/* 15029*/ OPC_EmitInteger, MVT::i32, 0,
/* 15032*/ OPC_EmitInteger, MVT::i32, 0,
/* 15035*/ OPC_EmitInteger, MVT::i32, 0,
/* 15038*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 15050*/ OPC_EmitInteger, MVT::i32, 1,
/* 15053*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 15056*/ OPC_EmitInteger, MVT::i32, 0,
/* 15059*/ OPC_EmitInteger, MVT::i32, 0,
/* 15062*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 50, 51, 52, 53, 54, 55, 57, 58, 59, 60, 61, 63, 64, 65, 66, 67, 68, 69, 70, 71, // Results = #72
/* 15088*/ OPC_EmitInteger, MVT::i32, 0,
/* 15091*/ OPC_EmitInteger, MVT::i32, 0,
/* 15094*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 15106*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 15109*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 76, // Results = #77
/* 15117*/ OPC_EmitInteger, MVT::i32, 0,
/* 15120*/ OPC_EmitInteger, MVT::i32, 0,
/* 15123*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 15135*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 15138*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 81, // Results = #82
/* 15146*/ OPC_EmitInteger, MVT::i32, 0,
/* 15149*/ OPC_EmitInteger, MVT::i32, 0,
/* 15152*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 15164*/ OPC_EmitInteger, MVT::i32, 1,
/* 15167*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 15170*/ OPC_EmitInteger, MVT::i32, 0,
/* 15173*/ OPC_EmitInteger, MVT::i32, 0,
/* 15176*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 48, 49, 72, 73, 74, 75, 77, 78, 79, 80, 82, 83, 84, 85, 86, 87, 88, 89, // Results = #90
/* 15200*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 15203*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 46, 47, 90, 91,
// Src: (or:{ *:[i64] } (and:{ *:[i64] } i64:{ *:[i64] }:$y, (or:{ *:[i64] } i64:{ *:[i64] }:$z, i64:{ *:[i64] }:$x)), (and:{ *:[i64] } i64:{ *:[i64] }:$z, i64:{ *:[i64] }:$x)) - Complexity = 12
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 15214*/ 0, /*End of Scope*/
/* 15215*/ 0, /*End of Scope*/
/* 15216*/ /*Scope*/ 88|128,15/*2008*/, /*->17226*/
/* 15218*/ OPC_MoveChild0,
/* 15219*/ OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/* 15222*/ OPC_RecordChild0, // #0 = $x
/* 15223*/ OPC_RecordChild1, // #1 = $z
/* 15224*/ OPC_MoveParent,
/* 15225*/ OPC_RecordChild1, // #2 = $y
/* 15226*/ OPC_MoveParent,
/* 15227*/ OPC_MoveChild1,
/* 15228*/ OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/* 15231*/ OPC_Scope, 121|128,3/*505*/, /*->15739*/ // 3 children in Scope
/* 15234*/ OPC_CheckChild0Same, 0,
/* 15236*/ OPC_CheckChild1Same, 1,
/* 15238*/ OPC_MoveParent,
/* 15239*/ OPC_CheckType, MVT::i64,
/* 15241*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 15243*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 15246*/ OPC_EmitInteger, MVT::i32, 0,
/* 15249*/ OPC_EmitInteger, MVT::i32, 0,
/* 15252*/ OPC_EmitInteger, MVT::i32, 0,
/* 15255*/ OPC_EmitInteger, MVT::i32, 0,
/* 15258*/ OPC_EmitInteger, MVT::i32, 1,
/* 15261*/ OPC_EmitInteger, MVT::i32, 0,
/* 15264*/ OPC_EmitInteger, MVT::i32, 0,
/* 15267*/ OPC_EmitInteger, MVT::i32, 0,
/* 15270*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 15273*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 12, // Results = #13
/* 15281*/ OPC_EmitInteger, MVT::i32, 0,
/* 15284*/ OPC_EmitInteger, MVT::i32, 0,
/* 15287*/ OPC_EmitInteger, MVT::i32, 0,
/* 15290*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 15302*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 15305*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 18, // Results = #19
/* 15313*/ OPC_EmitInteger, MVT::i32, 0,
/* 15316*/ OPC_EmitInteger, MVT::i32, 0,
/* 15319*/ OPC_EmitInteger, MVT::i32, 0,
/* 15322*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 15334*/ OPC_EmitInteger, MVT::i32, 1,
/* 15337*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 15340*/ OPC_EmitInteger, MVT::i32, 0,
/* 15343*/ OPC_EmitInteger, MVT::i32, 0,
/* 15346*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, // Results = #28
/* 15372*/ OPC_EmitInteger, MVT::i32, 0,
/* 15375*/ OPC_EmitInteger, MVT::i32, 0,
/* 15378*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 15390*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 15393*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 32, // Results = #33
/* 15401*/ OPC_EmitInteger, MVT::i32, 0,
/* 15404*/ OPC_EmitInteger, MVT::i32, 0,
/* 15407*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 15419*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 15422*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 37, // Results = #38
/* 15430*/ OPC_EmitInteger, MVT::i32, 0,
/* 15433*/ OPC_EmitInteger, MVT::i32, 0,
/* 15436*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 15448*/ OPC_EmitInteger, MVT::i32, 1,
/* 15451*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 15454*/ OPC_EmitInteger, MVT::i32, 0,
/* 15457*/ OPC_EmitInteger, MVT::i32, 0,
/* 15460*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 28, 29, 30, 31, 33, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, // Results = #46
/* 15484*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 15487*/ OPC_EmitInteger, MVT::i32, 0,
/* 15490*/ OPC_EmitInteger, MVT::i32, 0,
/* 15493*/ OPC_EmitInteger, MVT::i32, 0,
/* 15496*/ OPC_EmitInteger, MVT::i32, 0,
/* 15499*/ OPC_EmitInteger, MVT::i32, 1,
/* 15502*/ OPC_EmitInteger, MVT::i32, 0,
/* 15505*/ OPC_EmitInteger, MVT::i32, 0,
/* 15508*/ OPC_EmitInteger, MVT::i32, 0,
/* 15511*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 15514*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 56, // Results = #57
/* 15522*/ OPC_EmitInteger, MVT::i32, 0,
/* 15525*/ OPC_EmitInteger, MVT::i32, 0,
/* 15528*/ OPC_EmitInteger, MVT::i32, 0,
/* 15531*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 15543*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 15546*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 62, // Results = #63
/* 15554*/ OPC_EmitInteger, MVT::i32, 0,
/* 15557*/ OPC_EmitInteger, MVT::i32, 0,
/* 15560*/ OPC_EmitInteger, MVT::i32, 0,
/* 15563*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 15575*/ OPC_EmitInteger, MVT::i32, 1,
/* 15578*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 15581*/ OPC_EmitInteger, MVT::i32, 0,
/* 15584*/ OPC_EmitInteger, MVT::i32, 0,
/* 15587*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 50, 51, 52, 53, 54, 55, 57, 58, 59, 60, 61, 63, 64, 65, 66, 67, 68, 69, 70, 71, // Results = #72
/* 15613*/ OPC_EmitInteger, MVT::i32, 0,
/* 15616*/ OPC_EmitInteger, MVT::i32, 0,
/* 15619*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 15631*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 15634*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 76, // Results = #77
/* 15642*/ OPC_EmitInteger, MVT::i32, 0,
/* 15645*/ OPC_EmitInteger, MVT::i32, 0,
/* 15648*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 15660*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 15663*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 81, // Results = #82
/* 15671*/ OPC_EmitInteger, MVT::i32, 0,
/* 15674*/ OPC_EmitInteger, MVT::i32, 0,
/* 15677*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 15689*/ OPC_EmitInteger, MVT::i32, 1,
/* 15692*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 15695*/ OPC_EmitInteger, MVT::i32, 0,
/* 15698*/ OPC_EmitInteger, MVT::i32, 0,
/* 15701*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 48, 49, 72, 73, 74, 75, 77, 78, 79, 80, 82, 83, 84, 85, 86, 87, 88, 89, // Results = #90
/* 15725*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 15728*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 46, 47, 90, 91,
// Src: (or:{ *:[i64] } (and:{ *:[i64] } (or:{ *:[i64] } i64:{ *:[i64] }:$x, i64:{ *:[i64] }:$z), i64:{ *:[i64] }:$y), (and:{ *:[i64] } i64:{ *:[i64] }:$x, i64:{ *:[i64] }:$z)) - Complexity = 12
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 15739*/ /*Scope*/ 81|128,7/*977*/, /*->16718*/
/* 15741*/ OPC_CheckChild0Same, 1,
/* 15743*/ OPC_CheckChild1Same, 0,
/* 15745*/ OPC_MoveParent,
/* 15746*/ OPC_CheckType, MVT::i64,
/* 15748*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 15750*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 15753*/ OPC_EmitInteger, MVT::i32, 0,
/* 15756*/ OPC_EmitInteger, MVT::i32, 0,
/* 15759*/ OPC_EmitInteger, MVT::i32, 0,
/* 15762*/ OPC_EmitInteger, MVT::i32, 0,
/* 15765*/ OPC_EmitInteger, MVT::i32, 1,
/* 15768*/ OPC_EmitInteger, MVT::i32, 0,
/* 15771*/ OPC_EmitInteger, MVT::i32, 0,
/* 15774*/ OPC_EmitInteger, MVT::i32, 0,
/* 15777*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 15780*/ OPC_Scope, 82|128,3/*466*/, /*->16249*/ // 2 children in Scope
/* 15783*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 12, // Results = #13
/* 15791*/ OPC_EmitInteger, MVT::i32, 0,
/* 15794*/ OPC_EmitInteger, MVT::i32, 0,
/* 15797*/ OPC_EmitInteger, MVT::i32, 0,
/* 15800*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 15812*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 15815*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 18, // Results = #19
/* 15823*/ OPC_EmitInteger, MVT::i32, 0,
/* 15826*/ OPC_EmitInteger, MVT::i32, 0,
/* 15829*/ OPC_EmitInteger, MVT::i32, 0,
/* 15832*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 15844*/ OPC_EmitInteger, MVT::i32, 1,
/* 15847*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 15850*/ OPC_EmitInteger, MVT::i32, 0,
/* 15853*/ OPC_EmitInteger, MVT::i32, 0,
/* 15856*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, // Results = #28
/* 15882*/ OPC_EmitInteger, MVT::i32, 0,
/* 15885*/ OPC_EmitInteger, MVT::i32, 0,
/* 15888*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 15900*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 15903*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 32, // Results = #33
/* 15911*/ OPC_EmitInteger, MVT::i32, 0,
/* 15914*/ OPC_EmitInteger, MVT::i32, 0,
/* 15917*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 15929*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 15932*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 37, // Results = #38
/* 15940*/ OPC_EmitInteger, MVT::i32, 0,
/* 15943*/ OPC_EmitInteger, MVT::i32, 0,
/* 15946*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 15958*/ OPC_EmitInteger, MVT::i32, 1,
/* 15961*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 15964*/ OPC_EmitInteger, MVT::i32, 0,
/* 15967*/ OPC_EmitInteger, MVT::i32, 0,
/* 15970*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 28, 29, 30, 31, 33, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, // Results = #46
/* 15994*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 15997*/ OPC_EmitInteger, MVT::i32, 0,
/* 16000*/ OPC_EmitInteger, MVT::i32, 0,
/* 16003*/ OPC_EmitInteger, MVT::i32, 0,
/* 16006*/ OPC_EmitInteger, MVT::i32, 0,
/* 16009*/ OPC_EmitInteger, MVT::i32, 1,
/* 16012*/ OPC_EmitInteger, MVT::i32, 0,
/* 16015*/ OPC_EmitInteger, MVT::i32, 0,
/* 16018*/ OPC_EmitInteger, MVT::i32, 0,
/* 16021*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 16024*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 56, // Results = #57
/* 16032*/ OPC_EmitInteger, MVT::i32, 0,
/* 16035*/ OPC_EmitInteger, MVT::i32, 0,
/* 16038*/ OPC_EmitInteger, MVT::i32, 0,
/* 16041*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 16053*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 16056*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 62, // Results = #63
/* 16064*/ OPC_EmitInteger, MVT::i32, 0,
/* 16067*/ OPC_EmitInteger, MVT::i32, 0,
/* 16070*/ OPC_EmitInteger, MVT::i32, 0,
/* 16073*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 16085*/ OPC_EmitInteger, MVT::i32, 1,
/* 16088*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 16091*/ OPC_EmitInteger, MVT::i32, 0,
/* 16094*/ OPC_EmitInteger, MVT::i32, 0,
/* 16097*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 50, 51, 52, 53, 54, 55, 57, 58, 59, 60, 61, 63, 64, 65, 66, 67, 68, 69, 70, 71, // Results = #72
/* 16123*/ OPC_EmitInteger, MVT::i32, 0,
/* 16126*/ OPC_EmitInteger, MVT::i32, 0,
/* 16129*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 16141*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 16144*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 76, // Results = #77
/* 16152*/ OPC_EmitInteger, MVT::i32, 0,
/* 16155*/ OPC_EmitInteger, MVT::i32, 0,
/* 16158*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 16170*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 16173*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 81, // Results = #82
/* 16181*/ OPC_EmitInteger, MVT::i32, 0,
/* 16184*/ OPC_EmitInteger, MVT::i32, 0,
/* 16187*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 16199*/ OPC_EmitInteger, MVT::i32, 1,
/* 16202*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 16205*/ OPC_EmitInteger, MVT::i32, 0,
/* 16208*/ OPC_EmitInteger, MVT::i32, 0,
/* 16211*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 48, 49, 72, 73, 74, 75, 77, 78, 79, 80, 82, 83, 84, 85, 86, 87, 88, 89, // Results = #90
/* 16235*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 16238*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 46, 47, 90, 91,
// Src: (or:{ *:[i64] } (and:{ *:[i64] } (or:{ *:[i64] } i64:{ *:[i64] }:$x, i64:{ *:[i64] }:$z), i64:{ *:[i64] }:$y), (and:{ *:[i64] } i64:{ *:[i64] }:$z, i64:{ *:[i64] }:$x)) - Complexity = 12
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 16249*/ /*Scope*/ 82|128,3/*466*/, /*->16717*/
/* 16251*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 12, // Results = #13
/* 16259*/ OPC_EmitInteger, MVT::i32, 0,
/* 16262*/ OPC_EmitInteger, MVT::i32, 0,
/* 16265*/ OPC_EmitInteger, MVT::i32, 0,
/* 16268*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 16280*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 16283*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 18, // Results = #19
/* 16291*/ OPC_EmitInteger, MVT::i32, 0,
/* 16294*/ OPC_EmitInteger, MVT::i32, 0,
/* 16297*/ OPC_EmitInteger, MVT::i32, 0,
/* 16300*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 16312*/ OPC_EmitInteger, MVT::i32, 1,
/* 16315*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 16318*/ OPC_EmitInteger, MVT::i32, 0,
/* 16321*/ OPC_EmitInteger, MVT::i32, 0,
/* 16324*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, // Results = #28
/* 16350*/ OPC_EmitInteger, MVT::i32, 0,
/* 16353*/ OPC_EmitInteger, MVT::i32, 0,
/* 16356*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 16368*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 16371*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 32, // Results = #33
/* 16379*/ OPC_EmitInteger, MVT::i32, 0,
/* 16382*/ OPC_EmitInteger, MVT::i32, 0,
/* 16385*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 16397*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 16400*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 37, // Results = #38
/* 16408*/ OPC_EmitInteger, MVT::i32, 0,
/* 16411*/ OPC_EmitInteger, MVT::i32, 0,
/* 16414*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 16426*/ OPC_EmitInteger, MVT::i32, 1,
/* 16429*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 16432*/ OPC_EmitInteger, MVT::i32, 0,
/* 16435*/ OPC_EmitInteger, MVT::i32, 0,
/* 16438*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 28, 29, 30, 31, 33, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, // Results = #46
/* 16462*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 16465*/ OPC_EmitInteger, MVT::i32, 0,
/* 16468*/ OPC_EmitInteger, MVT::i32, 0,
/* 16471*/ OPC_EmitInteger, MVT::i32, 0,
/* 16474*/ OPC_EmitInteger, MVT::i32, 0,
/* 16477*/ OPC_EmitInteger, MVT::i32, 1,
/* 16480*/ OPC_EmitInteger, MVT::i32, 0,
/* 16483*/ OPC_EmitInteger, MVT::i32, 0,
/* 16486*/ OPC_EmitInteger, MVT::i32, 0,
/* 16489*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 16492*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 56, // Results = #57
/* 16500*/ OPC_EmitInteger, MVT::i32, 0,
/* 16503*/ OPC_EmitInteger, MVT::i32, 0,
/* 16506*/ OPC_EmitInteger, MVT::i32, 0,
/* 16509*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 16521*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 16524*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 62, // Results = #63
/* 16532*/ OPC_EmitInteger, MVT::i32, 0,
/* 16535*/ OPC_EmitInteger, MVT::i32, 0,
/* 16538*/ OPC_EmitInteger, MVT::i32, 0,
/* 16541*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 16553*/ OPC_EmitInteger, MVT::i32, 1,
/* 16556*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 16559*/ OPC_EmitInteger, MVT::i32, 0,
/* 16562*/ OPC_EmitInteger, MVT::i32, 0,
/* 16565*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 50, 51, 52, 53, 54, 55, 57, 58, 59, 60, 61, 63, 64, 65, 66, 67, 68, 69, 70, 71, // Results = #72
/* 16591*/ OPC_EmitInteger, MVT::i32, 0,
/* 16594*/ OPC_EmitInteger, MVT::i32, 0,
/* 16597*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 16609*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 16612*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 76, // Results = #77
/* 16620*/ OPC_EmitInteger, MVT::i32, 0,
/* 16623*/ OPC_EmitInteger, MVT::i32, 0,
/* 16626*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 16638*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 16641*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 81, // Results = #82
/* 16649*/ OPC_EmitInteger, MVT::i32, 0,
/* 16652*/ OPC_EmitInteger, MVT::i32, 0,
/* 16655*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 16667*/ OPC_EmitInteger, MVT::i32, 1,
/* 16670*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 16673*/ OPC_EmitInteger, MVT::i32, 0,
/* 16676*/ OPC_EmitInteger, MVT::i32, 0,
/* 16679*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 48, 49, 72, 73, 74, 75, 77, 78, 79, 80, 82, 83, 84, 85, 86, 87, 88, 89, // Results = #90
/* 16703*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 16706*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 46, 47, 90, 91,
// Src: (or:{ *:[i64] } (and:{ *:[i64] } (or:{ *:[i64] } i64:{ *:[i64] }:$z, i64:{ *:[i64] }:$x), i64:{ *:[i64] }:$y), (and:{ *:[i64] } i64:{ *:[i64] }:$x, i64:{ *:[i64] }:$z)) - Complexity = 12
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 16717*/ 0, /*End of Scope*/
/* 16718*/ /*Scope*/ 121|128,3/*505*/, /*->17225*/
/* 16720*/ OPC_CheckChild0Same, 0,
/* 16722*/ OPC_CheckChild1Same, 1,
/* 16724*/ OPC_MoveParent,
/* 16725*/ OPC_CheckType, MVT::i64,
/* 16727*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 16729*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 16732*/ OPC_EmitInteger, MVT::i32, 0,
/* 16735*/ OPC_EmitInteger, MVT::i32, 0,
/* 16738*/ OPC_EmitInteger, MVT::i32, 0,
/* 16741*/ OPC_EmitInteger, MVT::i32, 0,
/* 16744*/ OPC_EmitInteger, MVT::i32, 1,
/* 16747*/ OPC_EmitInteger, MVT::i32, 0,
/* 16750*/ OPC_EmitInteger, MVT::i32, 0,
/* 16753*/ OPC_EmitInteger, MVT::i32, 0,
/* 16756*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 16759*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 12, // Results = #13
/* 16767*/ OPC_EmitInteger, MVT::i32, 0,
/* 16770*/ OPC_EmitInteger, MVT::i32, 0,
/* 16773*/ OPC_EmitInteger, MVT::i32, 0,
/* 16776*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 16788*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 16791*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 18, // Results = #19
/* 16799*/ OPC_EmitInteger, MVT::i32, 0,
/* 16802*/ OPC_EmitInteger, MVT::i32, 0,
/* 16805*/ OPC_EmitInteger, MVT::i32, 0,
/* 16808*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 16820*/ OPC_EmitInteger, MVT::i32, 1,
/* 16823*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 16826*/ OPC_EmitInteger, MVT::i32, 0,
/* 16829*/ OPC_EmitInteger, MVT::i32, 0,
/* 16832*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, // Results = #28
/* 16858*/ OPC_EmitInteger, MVT::i32, 0,
/* 16861*/ OPC_EmitInteger, MVT::i32, 0,
/* 16864*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 16876*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 16879*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 32, // Results = #33
/* 16887*/ OPC_EmitInteger, MVT::i32, 0,
/* 16890*/ OPC_EmitInteger, MVT::i32, 0,
/* 16893*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 16905*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 16908*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 37, // Results = #38
/* 16916*/ OPC_EmitInteger, MVT::i32, 0,
/* 16919*/ OPC_EmitInteger, MVT::i32, 0,
/* 16922*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 16934*/ OPC_EmitInteger, MVT::i32, 1,
/* 16937*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 16940*/ OPC_EmitInteger, MVT::i32, 0,
/* 16943*/ OPC_EmitInteger, MVT::i32, 0,
/* 16946*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 28, 29, 30, 31, 33, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, // Results = #46
/* 16970*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 16973*/ OPC_EmitInteger, MVT::i32, 0,
/* 16976*/ OPC_EmitInteger, MVT::i32, 0,
/* 16979*/ OPC_EmitInteger, MVT::i32, 0,
/* 16982*/ OPC_EmitInteger, MVT::i32, 0,
/* 16985*/ OPC_EmitInteger, MVT::i32, 1,
/* 16988*/ OPC_EmitInteger, MVT::i32, 0,
/* 16991*/ OPC_EmitInteger, MVT::i32, 0,
/* 16994*/ OPC_EmitInteger, MVT::i32, 0,
/* 16997*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 17000*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 56, // Results = #57
/* 17008*/ OPC_EmitInteger, MVT::i32, 0,
/* 17011*/ OPC_EmitInteger, MVT::i32, 0,
/* 17014*/ OPC_EmitInteger, MVT::i32, 0,
/* 17017*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 17029*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 17032*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 62, // Results = #63
/* 17040*/ OPC_EmitInteger, MVT::i32, 0,
/* 17043*/ OPC_EmitInteger, MVT::i32, 0,
/* 17046*/ OPC_EmitInteger, MVT::i32, 0,
/* 17049*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 17061*/ OPC_EmitInteger, MVT::i32, 1,
/* 17064*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 17067*/ OPC_EmitInteger, MVT::i32, 0,
/* 17070*/ OPC_EmitInteger, MVT::i32, 0,
/* 17073*/ OPC_EmitNode1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 50, 51, 52, 53, 54, 55, 57, 58, 59, 60, 61, 63, 64, 65, 66, 67, 68, 69, 70, 71, // Results = #72
/* 17099*/ OPC_EmitInteger, MVT::i32, 0,
/* 17102*/ OPC_EmitInteger, MVT::i32, 0,
/* 17105*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 17117*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 17120*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 76, // Results = #77
/* 17128*/ OPC_EmitInteger, MVT::i32, 0,
/* 17131*/ OPC_EmitInteger, MVT::i32, 0,
/* 17134*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 17146*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 17149*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 81, // Results = #82
/* 17157*/ OPC_EmitInteger, MVT::i32, 0,
/* 17160*/ OPC_EmitInteger, MVT::i32, 0,
/* 17163*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 17175*/ OPC_EmitInteger, MVT::i32, 1,
/* 17178*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 17181*/ OPC_EmitInteger, MVT::i32, 0,
/* 17184*/ OPC_EmitInteger, MVT::i32, 0,
/* 17187*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 48, 49, 72, 73, 74, 75, 77, 78, 79, 80, 82, 83, 84, 85, 86, 87, 88, 89, // Results = #90
/* 17211*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 17214*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 46, 47, 90, 91,
// Src: (or:{ *:[i64] } (and:{ *:[i64] } (or:{ *:[i64] } i64:{ *:[i64] }:$z, i64:{ *:[i64] }:$x), i64:{ *:[i64] }:$y), (and:{ *:[i64] } i64:{ *:[i64] }:$z, i64:{ *:[i64] }:$x)) - Complexity = 12
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (XOR_INT:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 17225*/ 0, /*End of Scope*/
/* 17226*/ 0, /*End of Scope*/
/* 17227*/ /*Scope*/ 104, /*->17332*/
/* 17228*/ OPC_RecordChild0, // #0 = $src0
/* 17229*/ OPC_RecordChild1, // #1 = $src1
/* 17230*/ OPC_CheckType, MVT::i32,
/* 17232*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 17234*/ OPC_EmitInteger, MVT::i32, 0,
/* 17237*/ OPC_EmitInteger, MVT::i32, 0,
/* 17240*/ OPC_EmitInteger, MVT::i32, 1,
/* 17243*/ OPC_EmitInteger, MVT::i32, 0,
/* 17246*/ OPC_EmitInteger, MVT::i32, 0,
/* 17249*/ OPC_EmitInteger, MVT::i32, 0,
/* 17252*/ OPC_EmitInteger, MVT::i32, 0,
/* 17255*/ OPC_EmitInteger, MVT::i32, 0,
/* 17258*/ OPC_EmitInteger, MVT::i32, 0,
/* 17261*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 17273*/ OPC_EmitInteger, MVT::i32, 0,
/* 17276*/ OPC_EmitInteger, MVT::i32, 0,
/* 17279*/ OPC_EmitInteger, MVT::i32, 0,
/* 17282*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 17294*/ OPC_EmitInteger, MVT::i32, 1,
/* 17297*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 17300*/ OPC_EmitInteger, MVT::i32, 0,
/* 17303*/ OPC_EmitInteger, MVT::i32, 0,
/* 17306*/ OPC_MorphNodeTo1, TARGET_VAL(R600::OR_INT), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (or:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (OR_INT:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 17332*/ 0, /*End of Scope*/
/* 17333*/ /*SwitchOpcode*/ 25, TARGET_VAL(AMDGPUISD::REGISTER_LOAD),// ->17361
/* 17336*/ OPC_RecordNode, // #0 = 'AMDGPUregister_load' chained node
/* 17337*/ OPC_RecordChild1, // #1 = $addr
/* 17338*/ OPC_RecordChild2, // #2 = $chan
/* 17339*/ OPC_MoveChild2,
/* 17340*/ OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/* 17343*/ OPC_CheckType, MVT::i32,
/* 17345*/ OPC_MoveParent,
/* 17346*/ OPC_CheckType, MVT::i32,
/* 17348*/ OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectADDRIndirect:$addr #3 #4
/* 17351*/ OPC_EmitMergeInputChains1_0,
/* 17352*/ OPC_MorphNodeTo1, TARGET_VAL(R600::R600_RegisterLoad), 0|OPFL_Chain,
MVT::i32, 3/*#Ops*/, 3, 4, 2,
// Src: (AMDGPUregister_load:{ *:[i32] } ADDRIndirect:{ *:[iPTR] }:$addr, (timm:{ *:[i32] }):$chan) - Complexity = 15
// Dst: (R600_RegisterLoad:{ *:[i32] } ADDRIndirect:{ *:[iPTR] }:$addr, (timm:{ *:[i32] }):$chan)
/* 17361*/ /*SwitchOpcode*/ 26, TARGET_VAL(AMDGPUISD::REGISTER_STORE),// ->17390
/* 17364*/ OPC_RecordNode, // #0 = 'AMDGPUregister_store' chained node
/* 17365*/ OPC_RecordChild1, // #1 = $val
/* 17366*/ OPC_CheckChild1Type, MVT::i32,
/* 17368*/ OPC_RecordChild2, // #2 = $addr
/* 17369*/ OPC_RecordChild3, // #3 = $chan
/* 17370*/ OPC_MoveChild3,
/* 17371*/ OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/* 17374*/ OPC_CheckType, MVT::i32,
/* 17376*/ OPC_MoveParent,
/* 17377*/ OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectADDRIndirect:$addr #4 #5
/* 17380*/ OPC_EmitMergeInputChains1_0,
/* 17381*/ OPC_MorphNodeTo0, TARGET_VAL(R600::R600_RegisterStore), 0|OPFL_Chain,
4/*#Ops*/, 1, 4, 5, 3,
// Src: (AMDGPUregister_store i32:{ *:[i32] }:$val, ADDRIndirect:{ *:[iPTR] }:$addr, (timm:{ *:[i32] }):$chan) - Complexity = 15
// Dst: (R600_RegisterStore i32:{ *:[i32] }:$val, ADDRIndirect:{ *:[iPTR] }:$addr, (timm:{ *:[i32] }):$chan)
/* 17390*/ /*SwitchOpcode*/ 45|128,35/*4525*/, TARGET_VAL(ISD::SELECT_CC),// ->21919
/* 17394*/ OPC_RecordChild0, // #0 = $src0
/* 17395*/ OPC_Scope, 60|128,23/*3004*/, /*->20402*/ // 2 children in Scope
/* 17398*/ OPC_CheckChild0Type, MVT::f32,
/* 17400*/ OPC_Scope, 72|128,13/*1736*/, /*->19139*/ // 2 children in Scope
/* 17403*/ OPC_RecordChild1, // #1 = $src1
/* 17404*/ OPC_Scope, 96|128,6/*864*/, /*->18271*/ // 2 children in Scope
/* 17407*/ OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 17418*/ OPC_CheckChild3Integer, 0,
/* 17420*/ OPC_MoveChild4,
/* 17421*/ OPC_Scope, 105, /*->17528*/ // 8 children in Scope
/* 17423*/ OPC_CheckCondCode, ISD::SETOEQ,
/* 17425*/ OPC_MoveParent,
/* 17426*/ OPC_CheckType, MVT::i32,
/* 17428*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 17430*/ OPC_EmitInteger, MVT::i32, 0,
/* 17433*/ OPC_EmitInteger, MVT::i32, 0,
/* 17436*/ OPC_EmitInteger, MVT::i32, 1,
/* 17439*/ OPC_EmitInteger, MVT::i32, 0,
/* 17442*/ OPC_EmitInteger, MVT::i32, 0,
/* 17445*/ OPC_EmitInteger, MVT::i32, 0,
/* 17448*/ OPC_EmitInteger, MVT::i32, 0,
/* 17451*/ OPC_EmitInteger, MVT::i32, 0,
/* 17454*/ OPC_EmitInteger, MVT::i32, 0,
/* 17457*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 17469*/ OPC_EmitInteger, MVT::i32, 0,
/* 17472*/ OPC_EmitInteger, MVT::i32, 0,
/* 17475*/ OPC_EmitInteger, MVT::i32, 0,
/* 17478*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 17490*/ OPC_EmitInteger, MVT::i32, 1,
/* 17493*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 17496*/ OPC_EmitInteger, MVT::i32, 0,
/* 17499*/ OPC_EmitInteger, MVT::i32, 0,
/* 17502*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SETE_DX10), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (selectcc:{ *:[i32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, -1:{ *:[i32] }, 0:{ *:[i32] }, SETOEQ:{ *:[Other] }) - Complexity = 13
// Dst: (SETE_DX10:{ *:[i32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1)
/* 17528*/ /*Scope*/ 105, /*->17634*/
/* 17529*/ OPC_CheckCondCode, ISD::SETEQ,
/* 17531*/ OPC_MoveParent,
/* 17532*/ OPC_CheckType, MVT::i32,
/* 17534*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 17536*/ OPC_EmitInteger, MVT::i32, 0,
/* 17539*/ OPC_EmitInteger, MVT::i32, 0,
/* 17542*/ OPC_EmitInteger, MVT::i32, 1,
/* 17545*/ OPC_EmitInteger, MVT::i32, 0,
/* 17548*/ OPC_EmitInteger, MVT::i32, 0,
/* 17551*/ OPC_EmitInteger, MVT::i32, 0,
/* 17554*/ OPC_EmitInteger, MVT::i32, 0,
/* 17557*/ OPC_EmitInteger, MVT::i32, 0,
/* 17560*/ OPC_EmitInteger, MVT::i32, 0,
/* 17563*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 17575*/ OPC_EmitInteger, MVT::i32, 0,
/* 17578*/ OPC_EmitInteger, MVT::i32, 0,
/* 17581*/ OPC_EmitInteger, MVT::i32, 0,
/* 17584*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 17596*/ OPC_EmitInteger, MVT::i32, 1,
/* 17599*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 17602*/ OPC_EmitInteger, MVT::i32, 0,
/* 17605*/ OPC_EmitInteger, MVT::i32, 0,
/* 17608*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SETE_DX10), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (selectcc:{ *:[i32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, -1:{ *:[i32] }, 0:{ *:[i32] }, SETEQ:{ *:[Other] }) - Complexity = 13
// Dst: (SETE_DX10:{ *:[i32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1)
/* 17634*/ /*Scope*/ 105, /*->17740*/
/* 17635*/ OPC_CheckCondCode, ISD::SETOGT,
/* 17637*/ OPC_MoveParent,
/* 17638*/ OPC_CheckType, MVT::i32,
/* 17640*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 17642*/ OPC_EmitInteger, MVT::i32, 0,
/* 17645*/ OPC_EmitInteger, MVT::i32, 0,
/* 17648*/ OPC_EmitInteger, MVT::i32, 1,
/* 17651*/ OPC_EmitInteger, MVT::i32, 0,
/* 17654*/ OPC_EmitInteger, MVT::i32, 0,
/* 17657*/ OPC_EmitInteger, MVT::i32, 0,
/* 17660*/ OPC_EmitInteger, MVT::i32, 0,
/* 17663*/ OPC_EmitInteger, MVT::i32, 0,
/* 17666*/ OPC_EmitInteger, MVT::i32, 0,
/* 17669*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 17681*/ OPC_EmitInteger, MVT::i32, 0,
/* 17684*/ OPC_EmitInteger, MVT::i32, 0,
/* 17687*/ OPC_EmitInteger, MVT::i32, 0,
/* 17690*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 17702*/ OPC_EmitInteger, MVT::i32, 1,
/* 17705*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 17708*/ OPC_EmitInteger, MVT::i32, 0,
/* 17711*/ OPC_EmitInteger, MVT::i32, 0,
/* 17714*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SETGT_DX10), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (selectcc:{ *:[i32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, -1:{ *:[i32] }, 0:{ *:[i32] }, SETOGT:{ *:[Other] }) - Complexity = 13
// Dst: (SETGT_DX10:{ *:[i32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1)
/* 17740*/ /*Scope*/ 105, /*->17846*/
/* 17741*/ OPC_CheckCondCode, ISD::SETGT,
/* 17743*/ OPC_MoveParent,
/* 17744*/ OPC_CheckType, MVT::i32,
/* 17746*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 17748*/ OPC_EmitInteger, MVT::i32, 0,
/* 17751*/ OPC_EmitInteger, MVT::i32, 0,
/* 17754*/ OPC_EmitInteger, MVT::i32, 1,
/* 17757*/ OPC_EmitInteger, MVT::i32, 0,
/* 17760*/ OPC_EmitInteger, MVT::i32, 0,
/* 17763*/ OPC_EmitInteger, MVT::i32, 0,
/* 17766*/ OPC_EmitInteger, MVT::i32, 0,
/* 17769*/ OPC_EmitInteger, MVT::i32, 0,
/* 17772*/ OPC_EmitInteger, MVT::i32, 0,
/* 17775*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 17787*/ OPC_EmitInteger, MVT::i32, 0,
/* 17790*/ OPC_EmitInteger, MVT::i32, 0,
/* 17793*/ OPC_EmitInteger, MVT::i32, 0,
/* 17796*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 17808*/ OPC_EmitInteger, MVT::i32, 1,
/* 17811*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 17814*/ OPC_EmitInteger, MVT::i32, 0,
/* 17817*/ OPC_EmitInteger, MVT::i32, 0,
/* 17820*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SETGT_DX10), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (selectcc:{ *:[i32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, -1:{ *:[i32] }, 0:{ *:[i32] }, SETGT:{ *:[Other] }) - Complexity = 13
// Dst: (SETGT_DX10:{ *:[i32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1)
/* 17846*/ /*Scope*/ 105, /*->17952*/
/* 17847*/ OPC_CheckCondCode, ISD::SETOGE,
/* 17849*/ OPC_MoveParent,
/* 17850*/ OPC_CheckType, MVT::i32,
/* 17852*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 17854*/ OPC_EmitInteger, MVT::i32, 0,
/* 17857*/ OPC_EmitInteger, MVT::i32, 0,
/* 17860*/ OPC_EmitInteger, MVT::i32, 1,
/* 17863*/ OPC_EmitInteger, MVT::i32, 0,
/* 17866*/ OPC_EmitInteger, MVT::i32, 0,
/* 17869*/ OPC_EmitInteger, MVT::i32, 0,
/* 17872*/ OPC_EmitInteger, MVT::i32, 0,
/* 17875*/ OPC_EmitInteger, MVT::i32, 0,
/* 17878*/ OPC_EmitInteger, MVT::i32, 0,
/* 17881*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 17893*/ OPC_EmitInteger, MVT::i32, 0,
/* 17896*/ OPC_EmitInteger, MVT::i32, 0,
/* 17899*/ OPC_EmitInteger, MVT::i32, 0,
/* 17902*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 17914*/ OPC_EmitInteger, MVT::i32, 1,
/* 17917*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 17920*/ OPC_EmitInteger, MVT::i32, 0,
/* 17923*/ OPC_EmitInteger, MVT::i32, 0,
/* 17926*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SETGE_DX10), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (selectcc:{ *:[i32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, -1:{ *:[i32] }, 0:{ *:[i32] }, SETOGE:{ *:[Other] }) - Complexity = 13
// Dst: (SETGE_DX10:{ *:[i32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1)
/* 17952*/ /*Scope*/ 105, /*->18058*/
/* 17953*/ OPC_CheckCondCode, ISD::SETGE,
/* 17955*/ OPC_MoveParent,
/* 17956*/ OPC_CheckType, MVT::i32,
/* 17958*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 17960*/ OPC_EmitInteger, MVT::i32, 0,
/* 17963*/ OPC_EmitInteger, MVT::i32, 0,
/* 17966*/ OPC_EmitInteger, MVT::i32, 1,
/* 17969*/ OPC_EmitInteger, MVT::i32, 0,
/* 17972*/ OPC_EmitInteger, MVT::i32, 0,
/* 17975*/ OPC_EmitInteger, MVT::i32, 0,
/* 17978*/ OPC_EmitInteger, MVT::i32, 0,
/* 17981*/ OPC_EmitInteger, MVT::i32, 0,
/* 17984*/ OPC_EmitInteger, MVT::i32, 0,
/* 17987*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 17999*/ OPC_EmitInteger, MVT::i32, 0,
/* 18002*/ OPC_EmitInteger, MVT::i32, 0,
/* 18005*/ OPC_EmitInteger, MVT::i32, 0,
/* 18008*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 18020*/ OPC_EmitInteger, MVT::i32, 1,
/* 18023*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 18026*/ OPC_EmitInteger, MVT::i32, 0,
/* 18029*/ OPC_EmitInteger, MVT::i32, 0,
/* 18032*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SETGE_DX10), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (selectcc:{ *:[i32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, -1:{ *:[i32] }, 0:{ *:[i32] }, SETGE:{ *:[Other] }) - Complexity = 13
// Dst: (SETGE_DX10:{ *:[i32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1)
/* 18058*/ /*Scope*/ 105, /*->18164*/
/* 18059*/ OPC_CheckCondCode, ISD::SETUNE,
/* 18061*/ OPC_MoveParent,
/* 18062*/ OPC_CheckType, MVT::i32,
/* 18064*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 18066*/ OPC_EmitInteger, MVT::i32, 0,
/* 18069*/ OPC_EmitInteger, MVT::i32, 0,
/* 18072*/ OPC_EmitInteger, MVT::i32, 1,
/* 18075*/ OPC_EmitInteger, MVT::i32, 0,
/* 18078*/ OPC_EmitInteger, MVT::i32, 0,
/* 18081*/ OPC_EmitInteger, MVT::i32, 0,
/* 18084*/ OPC_EmitInteger, MVT::i32, 0,
/* 18087*/ OPC_EmitInteger, MVT::i32, 0,
/* 18090*/ OPC_EmitInteger, MVT::i32, 0,
/* 18093*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 18105*/ OPC_EmitInteger, MVT::i32, 0,
/* 18108*/ OPC_EmitInteger, MVT::i32, 0,
/* 18111*/ OPC_EmitInteger, MVT::i32, 0,
/* 18114*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 18126*/ OPC_EmitInteger, MVT::i32, 1,
/* 18129*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 18132*/ OPC_EmitInteger, MVT::i32, 0,
/* 18135*/ OPC_EmitInteger, MVT::i32, 0,
/* 18138*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SETNE_DX10), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (selectcc:{ *:[i32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, -1:{ *:[i32] }, 0:{ *:[i32] }, SETUNE:{ *:[Other] }) - Complexity = 13
// Dst: (SETNE_DX10:{ *:[i32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1)
/* 18164*/ /*Scope*/ 105, /*->18270*/
/* 18165*/ OPC_CheckCondCode, ISD::SETNE,
/* 18167*/ OPC_MoveParent,
/* 18168*/ OPC_CheckType, MVT::i32,
/* 18170*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 18172*/ OPC_EmitInteger, MVT::i32, 0,
/* 18175*/ OPC_EmitInteger, MVT::i32, 0,
/* 18178*/ OPC_EmitInteger, MVT::i32, 1,
/* 18181*/ OPC_EmitInteger, MVT::i32, 0,
/* 18184*/ OPC_EmitInteger, MVT::i32, 0,
/* 18187*/ OPC_EmitInteger, MVT::i32, 0,
/* 18190*/ OPC_EmitInteger, MVT::i32, 0,
/* 18193*/ OPC_EmitInteger, MVT::i32, 0,
/* 18196*/ OPC_EmitInteger, MVT::i32, 0,
/* 18199*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 18211*/ OPC_EmitInteger, MVT::i32, 0,
/* 18214*/ OPC_EmitInteger, MVT::i32, 0,
/* 18217*/ OPC_EmitInteger, MVT::i32, 0,
/* 18220*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 18232*/ OPC_EmitInteger, MVT::i32, 1,
/* 18235*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 18238*/ OPC_EmitInteger, MVT::i32, 0,
/* 18241*/ OPC_EmitInteger, MVT::i32, 0,
/* 18244*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SETNE_DX10), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (selectcc:{ *:[i32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, -1:{ *:[i32] }, 0:{ *:[i32] }, SETNE:{ *:[Other] }) - Complexity = 13
// Dst: (SETNE_DX10:{ *:[i32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1)
/* 18270*/ 0, /*End of Scope*/
/* 18271*/ /*Scope*/ 97|128,6/*865*/, /*->19138*/
/* 18273*/ OPC_MoveChild2,
/* 18274*/ OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/* 18277*/ OPC_CheckPredicate, 2, // Predicate_FP_ONE
/* 18279*/ OPC_MoveParent,
/* 18280*/ OPC_MoveChild3,
/* 18281*/ OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/* 18284*/ OPC_CheckPredicate, 3, // Predicate_FP_ZERO
/* 18286*/ OPC_MoveParent,
/* 18287*/ OPC_MoveChild4,
/* 18288*/ OPC_Scope, 105, /*->18395*/ // 8 children in Scope
/* 18290*/ OPC_CheckCondCode, ISD::SETOEQ,
/* 18292*/ OPC_MoveParent,
/* 18293*/ OPC_CheckType, MVT::f32,
/* 18295*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 18297*/ OPC_EmitInteger, MVT::i32, 0,
/* 18300*/ OPC_EmitInteger, MVT::i32, 0,
/* 18303*/ OPC_EmitInteger, MVT::i32, 1,
/* 18306*/ OPC_EmitInteger, MVT::i32, 0,
/* 18309*/ OPC_EmitInteger, MVT::i32, 0,
/* 18312*/ OPC_EmitInteger, MVT::i32, 0,
/* 18315*/ OPC_EmitInteger, MVT::i32, 0,
/* 18318*/ OPC_EmitInteger, MVT::i32, 0,
/* 18321*/ OPC_EmitInteger, MVT::i32, 0,
/* 18324*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 18336*/ OPC_EmitInteger, MVT::i32, 0,
/* 18339*/ OPC_EmitInteger, MVT::i32, 0,
/* 18342*/ OPC_EmitInteger, MVT::i32, 0,
/* 18345*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 18357*/ OPC_EmitInteger, MVT::i32, 1,
/* 18360*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 18363*/ OPC_EmitInteger, MVT::i32, 0,
/* 18366*/ OPC_EmitInteger, MVT::i32, 0,
/* 18369*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SETE), 0,
MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (selectcc:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, (fpimm:{ *:[f32] })<<P:Predicate_FP_ONE>>, (fpimm:{ *:[f32] })<<P:Predicate_FP_ZERO>>, SETOEQ:{ *:[Other] }) - Complexity = 11
// Dst: (SETE:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1)
/* 18395*/ /*Scope*/ 105, /*->18501*/
/* 18396*/ OPC_CheckCondCode, ISD::SETEQ,
/* 18398*/ OPC_MoveParent,
/* 18399*/ OPC_CheckType, MVT::f32,
/* 18401*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 18403*/ OPC_EmitInteger, MVT::i32, 0,
/* 18406*/ OPC_EmitInteger, MVT::i32, 0,
/* 18409*/ OPC_EmitInteger, MVT::i32, 1,
/* 18412*/ OPC_EmitInteger, MVT::i32, 0,
/* 18415*/ OPC_EmitInteger, MVT::i32, 0,
/* 18418*/ OPC_EmitInteger, MVT::i32, 0,
/* 18421*/ OPC_EmitInteger, MVT::i32, 0,
/* 18424*/ OPC_EmitInteger, MVT::i32, 0,
/* 18427*/ OPC_EmitInteger, MVT::i32, 0,
/* 18430*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 18442*/ OPC_EmitInteger, MVT::i32, 0,
/* 18445*/ OPC_EmitInteger, MVT::i32, 0,
/* 18448*/ OPC_EmitInteger, MVT::i32, 0,
/* 18451*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 18463*/ OPC_EmitInteger, MVT::i32, 1,
/* 18466*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 18469*/ OPC_EmitInteger, MVT::i32, 0,
/* 18472*/ OPC_EmitInteger, MVT::i32, 0,
/* 18475*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SETE), 0,
MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (selectcc:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, (fpimm:{ *:[f32] })<<P:Predicate_FP_ONE>>, (fpimm:{ *:[f32] })<<P:Predicate_FP_ZERO>>, SETEQ:{ *:[Other] }) - Complexity = 11
// Dst: (SETE:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1)
/* 18501*/ /*Scope*/ 105, /*->18607*/
/* 18502*/ OPC_CheckCondCode, ISD::SETOGT,
/* 18504*/ OPC_MoveParent,
/* 18505*/ OPC_CheckType, MVT::f32,
/* 18507*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 18509*/ OPC_EmitInteger, MVT::i32, 0,
/* 18512*/ OPC_EmitInteger, MVT::i32, 0,
/* 18515*/ OPC_EmitInteger, MVT::i32, 1,
/* 18518*/ OPC_EmitInteger, MVT::i32, 0,
/* 18521*/ OPC_EmitInteger, MVT::i32, 0,
/* 18524*/ OPC_EmitInteger, MVT::i32, 0,
/* 18527*/ OPC_EmitInteger, MVT::i32, 0,
/* 18530*/ OPC_EmitInteger, MVT::i32, 0,
/* 18533*/ OPC_EmitInteger, MVT::i32, 0,
/* 18536*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 18548*/ OPC_EmitInteger, MVT::i32, 0,
/* 18551*/ OPC_EmitInteger, MVT::i32, 0,
/* 18554*/ OPC_EmitInteger, MVT::i32, 0,
/* 18557*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 18569*/ OPC_EmitInteger, MVT::i32, 1,
/* 18572*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 18575*/ OPC_EmitInteger, MVT::i32, 0,
/* 18578*/ OPC_EmitInteger, MVT::i32, 0,
/* 18581*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SGT), 0,
MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (selectcc:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, (fpimm:{ *:[f32] })<<P:Predicate_FP_ONE>>, (fpimm:{ *:[f32] })<<P:Predicate_FP_ZERO>>, SETOGT:{ *:[Other] }) - Complexity = 11
// Dst: (SGT:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1)
/* 18607*/ /*Scope*/ 105, /*->18713*/
/* 18608*/ OPC_CheckCondCode, ISD::SETGT,
/* 18610*/ OPC_MoveParent,
/* 18611*/ OPC_CheckType, MVT::f32,
/* 18613*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 18615*/ OPC_EmitInteger, MVT::i32, 0,
/* 18618*/ OPC_EmitInteger, MVT::i32, 0,
/* 18621*/ OPC_EmitInteger, MVT::i32, 1,
/* 18624*/ OPC_EmitInteger, MVT::i32, 0,
/* 18627*/ OPC_EmitInteger, MVT::i32, 0,
/* 18630*/ OPC_EmitInteger, MVT::i32, 0,
/* 18633*/ OPC_EmitInteger, MVT::i32, 0,
/* 18636*/ OPC_EmitInteger, MVT::i32, 0,
/* 18639*/ OPC_EmitInteger, MVT::i32, 0,
/* 18642*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 18654*/ OPC_EmitInteger, MVT::i32, 0,
/* 18657*/ OPC_EmitInteger, MVT::i32, 0,
/* 18660*/ OPC_EmitInteger, MVT::i32, 0,
/* 18663*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 18675*/ OPC_EmitInteger, MVT::i32, 1,
/* 18678*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 18681*/ OPC_EmitInteger, MVT::i32, 0,
/* 18684*/ OPC_EmitInteger, MVT::i32, 0,
/* 18687*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SGT), 0,
MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (selectcc:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, (fpimm:{ *:[f32] })<<P:Predicate_FP_ONE>>, (fpimm:{ *:[f32] })<<P:Predicate_FP_ZERO>>, SETGT:{ *:[Other] }) - Complexity = 11
// Dst: (SGT:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1)
/* 18713*/ /*Scope*/ 105, /*->18819*/
/* 18714*/ OPC_CheckCondCode, ISD::SETOGE,
/* 18716*/ OPC_MoveParent,
/* 18717*/ OPC_CheckType, MVT::f32,
/* 18719*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 18721*/ OPC_EmitInteger, MVT::i32, 0,
/* 18724*/ OPC_EmitInteger, MVT::i32, 0,
/* 18727*/ OPC_EmitInteger, MVT::i32, 1,
/* 18730*/ OPC_EmitInteger, MVT::i32, 0,
/* 18733*/ OPC_EmitInteger, MVT::i32, 0,
/* 18736*/ OPC_EmitInteger, MVT::i32, 0,
/* 18739*/ OPC_EmitInteger, MVT::i32, 0,
/* 18742*/ OPC_EmitInteger, MVT::i32, 0,
/* 18745*/ OPC_EmitInteger, MVT::i32, 0,
/* 18748*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 18760*/ OPC_EmitInteger, MVT::i32, 0,
/* 18763*/ OPC_EmitInteger, MVT::i32, 0,
/* 18766*/ OPC_EmitInteger, MVT::i32, 0,
/* 18769*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 18781*/ OPC_EmitInteger, MVT::i32, 1,
/* 18784*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 18787*/ OPC_EmitInteger, MVT::i32, 0,
/* 18790*/ OPC_EmitInteger, MVT::i32, 0,
/* 18793*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SGE), 0,
MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (selectcc:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, (fpimm:{ *:[f32] })<<P:Predicate_FP_ONE>>, (fpimm:{ *:[f32] })<<P:Predicate_FP_ZERO>>, SETOGE:{ *:[Other] }) - Complexity = 11
// Dst: (SGE:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1)
/* 18819*/ /*Scope*/ 105, /*->18925*/
/* 18820*/ OPC_CheckCondCode, ISD::SETGE,
/* 18822*/ OPC_MoveParent,
/* 18823*/ OPC_CheckType, MVT::f32,
/* 18825*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 18827*/ OPC_EmitInteger, MVT::i32, 0,
/* 18830*/ OPC_EmitInteger, MVT::i32, 0,
/* 18833*/ OPC_EmitInteger, MVT::i32, 1,
/* 18836*/ OPC_EmitInteger, MVT::i32, 0,
/* 18839*/ OPC_EmitInteger, MVT::i32, 0,
/* 18842*/ OPC_EmitInteger, MVT::i32, 0,
/* 18845*/ OPC_EmitInteger, MVT::i32, 0,
/* 18848*/ OPC_EmitInteger, MVT::i32, 0,
/* 18851*/ OPC_EmitInteger, MVT::i32, 0,
/* 18854*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 18866*/ OPC_EmitInteger, MVT::i32, 0,
/* 18869*/ OPC_EmitInteger, MVT::i32, 0,
/* 18872*/ OPC_EmitInteger, MVT::i32, 0,
/* 18875*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 18887*/ OPC_EmitInteger, MVT::i32, 1,
/* 18890*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 18893*/ OPC_EmitInteger, MVT::i32, 0,
/* 18896*/ OPC_EmitInteger, MVT::i32, 0,
/* 18899*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SGE), 0,
MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (selectcc:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, (fpimm:{ *:[f32] })<<P:Predicate_FP_ONE>>, (fpimm:{ *:[f32] })<<P:Predicate_FP_ZERO>>, SETGE:{ *:[Other] }) - Complexity = 11
// Dst: (SGE:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1)
/* 18925*/ /*Scope*/ 105, /*->19031*/
/* 18926*/ OPC_CheckCondCode, ISD::SETUNE,
/* 18928*/ OPC_MoveParent,
/* 18929*/ OPC_CheckType, MVT::f32,
/* 18931*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 18933*/ OPC_EmitInteger, MVT::i32, 0,
/* 18936*/ OPC_EmitInteger, MVT::i32, 0,
/* 18939*/ OPC_EmitInteger, MVT::i32, 1,
/* 18942*/ OPC_EmitInteger, MVT::i32, 0,
/* 18945*/ OPC_EmitInteger, MVT::i32, 0,
/* 18948*/ OPC_EmitInteger, MVT::i32, 0,
/* 18951*/ OPC_EmitInteger, MVT::i32, 0,
/* 18954*/ OPC_EmitInteger, MVT::i32, 0,
/* 18957*/ OPC_EmitInteger, MVT::i32, 0,
/* 18960*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 18972*/ OPC_EmitInteger, MVT::i32, 0,
/* 18975*/ OPC_EmitInteger, MVT::i32, 0,
/* 18978*/ OPC_EmitInteger, MVT::i32, 0,
/* 18981*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 18993*/ OPC_EmitInteger, MVT::i32, 1,
/* 18996*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 18999*/ OPC_EmitInteger, MVT::i32, 0,
/* 19002*/ OPC_EmitInteger, MVT::i32, 0,
/* 19005*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SNE), 0,
MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (selectcc:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, (fpimm:{ *:[f32] })<<P:Predicate_FP_ONE>>, (fpimm:{ *:[f32] })<<P:Predicate_FP_ZERO>>, SETUNE:{ *:[Other] }) - Complexity = 11
// Dst: (SNE:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1)
/* 19031*/ /*Scope*/ 105, /*->19137*/
/* 19032*/ OPC_CheckCondCode, ISD::SETNE,
/* 19034*/ OPC_MoveParent,
/* 19035*/ OPC_CheckType, MVT::f32,
/* 19037*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 19039*/ OPC_EmitInteger, MVT::i32, 0,
/* 19042*/ OPC_EmitInteger, MVT::i32, 0,
/* 19045*/ OPC_EmitInteger, MVT::i32, 1,
/* 19048*/ OPC_EmitInteger, MVT::i32, 0,
/* 19051*/ OPC_EmitInteger, MVT::i32, 0,
/* 19054*/ OPC_EmitInteger, MVT::i32, 0,
/* 19057*/ OPC_EmitInteger, MVT::i32, 0,
/* 19060*/ OPC_EmitInteger, MVT::i32, 0,
/* 19063*/ OPC_EmitInteger, MVT::i32, 0,
/* 19066*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 19078*/ OPC_EmitInteger, MVT::i32, 0,
/* 19081*/ OPC_EmitInteger, MVT::i32, 0,
/* 19084*/ OPC_EmitInteger, MVT::i32, 0,
/* 19087*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 19099*/ OPC_EmitInteger, MVT::i32, 1,
/* 19102*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 19105*/ OPC_EmitInteger, MVT::i32, 0,
/* 19108*/ OPC_EmitInteger, MVT::i32, 0,
/* 19111*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SNE), 0,
MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (selectcc:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, (fpimm:{ *:[f32] })<<P:Predicate_FP_ONE>>, (fpimm:{ *:[f32] })<<P:Predicate_FP_ZERO>>, SETNE:{ *:[Other] }) - Complexity = 11
// Dst: (SNE:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1)
/* 19137*/ 0, /*End of Scope*/
/* 19138*/ 0, /*End of Scope*/
/* 19139*/ /*Scope*/ 108|128,9/*1260*/, /*->20401*/
/* 19141*/ OPC_MoveChild1,
/* 19142*/ OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/* 19145*/ OPC_CheckPredicate, 3, // Predicate_FP_ZERO
/* 19147*/ OPC_MoveParent,
/* 19148*/ OPC_RecordChild2, // #1 = $src1
/* 19149*/ OPC_RecordChild3, // #2 = $src2
/* 19150*/ OPC_MoveChild4,
/* 19151*/ OPC_Scope, 103, /*->19256*/ // 12 children in Scope
/* 19153*/ OPC_CheckCondCode, ISD::SETOEQ,
/* 19155*/ OPC_MoveParent,
/* 19156*/ OPC_CheckType, MVT::f32,
/* 19158*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 19160*/ OPC_EmitInteger, MVT::i32, 0,
/* 19163*/ OPC_EmitInteger, MVT::i32, 0,
/* 19166*/ OPC_EmitInteger, MVT::i32, 0,
/* 19169*/ OPC_EmitInteger, MVT::i32, 0,
/* 19172*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 19184*/ OPC_EmitInteger, MVT::i32, 0,
/* 19187*/ OPC_EmitInteger, MVT::i32, 0,
/* 19190*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 19202*/ OPC_EmitInteger, MVT::i32, 0,
/* 19205*/ OPC_EmitInteger, MVT::i32, 0,
/* 19208*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 19220*/ OPC_EmitInteger, MVT::i32, 1,
/* 19223*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 19226*/ OPC_EmitInteger, MVT::i32, 0,
/* 19229*/ OPC_EmitInteger, MVT::i32, 0,
/* 19232*/ OPC_MorphNodeTo1, TARGET_VAL(R600::CNDE_r600), 0,
MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (selectcc:{ *:[f32] } f32:{ *:[f32] }:$src0, (fpimm:{ *:[f32] })<<P:Predicate_FP_ZERO>>, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2, SETOEQ:{ *:[Other] }) - Complexity = 7
// Dst: (CNDE_r600:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2)
/* 19256*/ /*Scope*/ 103, /*->19360*/
/* 19257*/ OPC_CheckCondCode, ISD::SETEQ,
/* 19259*/ OPC_MoveParent,
/* 19260*/ OPC_CheckType, MVT::f32,
/* 19262*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 19264*/ OPC_EmitInteger, MVT::i32, 0,
/* 19267*/ OPC_EmitInteger, MVT::i32, 0,
/* 19270*/ OPC_EmitInteger, MVT::i32, 0,
/* 19273*/ OPC_EmitInteger, MVT::i32, 0,
/* 19276*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 19288*/ OPC_EmitInteger, MVT::i32, 0,
/* 19291*/ OPC_EmitInteger, MVT::i32, 0,
/* 19294*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 19306*/ OPC_EmitInteger, MVT::i32, 0,
/* 19309*/ OPC_EmitInteger, MVT::i32, 0,
/* 19312*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 19324*/ OPC_EmitInteger, MVT::i32, 1,
/* 19327*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 19330*/ OPC_EmitInteger, MVT::i32, 0,
/* 19333*/ OPC_EmitInteger, MVT::i32, 0,
/* 19336*/ OPC_MorphNodeTo1, TARGET_VAL(R600::CNDE_r600), 0,
MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (selectcc:{ *:[f32] } f32:{ *:[f32] }:$src0, (fpimm:{ *:[f32] })<<P:Predicate_FP_ZERO>>, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2, SETEQ:{ *:[Other] }) - Complexity = 7
// Dst: (CNDE_r600:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2)
/* 19360*/ /*Scope*/ 103, /*->19464*/
/* 19361*/ OPC_CheckCondCode, ISD::SETOGT,
/* 19363*/ OPC_MoveParent,
/* 19364*/ OPC_CheckType, MVT::f32,
/* 19366*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 19368*/ OPC_EmitInteger, MVT::i32, 0,
/* 19371*/ OPC_EmitInteger, MVT::i32, 0,
/* 19374*/ OPC_EmitInteger, MVT::i32, 0,
/* 19377*/ OPC_EmitInteger, MVT::i32, 0,
/* 19380*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 19392*/ OPC_EmitInteger, MVT::i32, 0,
/* 19395*/ OPC_EmitInteger, MVT::i32, 0,
/* 19398*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 19410*/ OPC_EmitInteger, MVT::i32, 0,
/* 19413*/ OPC_EmitInteger, MVT::i32, 0,
/* 19416*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 19428*/ OPC_EmitInteger, MVT::i32, 1,
/* 19431*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 19434*/ OPC_EmitInteger, MVT::i32, 0,
/* 19437*/ OPC_EmitInteger, MVT::i32, 0,
/* 19440*/ OPC_MorphNodeTo1, TARGET_VAL(R600::CNDGT_r600), 0,
MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (selectcc:{ *:[f32] } f32:{ *:[f32] }:$src0, (fpimm:{ *:[f32] })<<P:Predicate_FP_ZERO>>, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2, SETOGT:{ *:[Other] }) - Complexity = 7
// Dst: (CNDGT_r600:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2)
/* 19464*/ /*Scope*/ 103, /*->19568*/
/* 19465*/ OPC_CheckCondCode, ISD::SETGT,
/* 19467*/ OPC_MoveParent,
/* 19468*/ OPC_CheckType, MVT::f32,
/* 19470*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 19472*/ OPC_EmitInteger, MVT::i32, 0,
/* 19475*/ OPC_EmitInteger, MVT::i32, 0,
/* 19478*/ OPC_EmitInteger, MVT::i32, 0,
/* 19481*/ OPC_EmitInteger, MVT::i32, 0,
/* 19484*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 19496*/ OPC_EmitInteger, MVT::i32, 0,
/* 19499*/ OPC_EmitInteger, MVT::i32, 0,
/* 19502*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 19514*/ OPC_EmitInteger, MVT::i32, 0,
/* 19517*/ OPC_EmitInteger, MVT::i32, 0,
/* 19520*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 19532*/ OPC_EmitInteger, MVT::i32, 1,
/* 19535*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 19538*/ OPC_EmitInteger, MVT::i32, 0,
/* 19541*/ OPC_EmitInteger, MVT::i32, 0,
/* 19544*/ OPC_MorphNodeTo1, TARGET_VAL(R600::CNDGT_r600), 0,
MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (selectcc:{ *:[f32] } f32:{ *:[f32] }:$src0, (fpimm:{ *:[f32] })<<P:Predicate_FP_ZERO>>, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2, SETGT:{ *:[Other] }) - Complexity = 7
// Dst: (CNDGT_r600:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2)
/* 19568*/ /*Scope*/ 103, /*->19672*/
/* 19569*/ OPC_CheckCondCode, ISD::SETOGE,
/* 19571*/ OPC_MoveParent,
/* 19572*/ OPC_CheckType, MVT::f32,
/* 19574*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 19576*/ OPC_EmitInteger, MVT::i32, 0,
/* 19579*/ OPC_EmitInteger, MVT::i32, 0,
/* 19582*/ OPC_EmitInteger, MVT::i32, 0,
/* 19585*/ OPC_EmitInteger, MVT::i32, 0,
/* 19588*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 19600*/ OPC_EmitInteger, MVT::i32, 0,
/* 19603*/ OPC_EmitInteger, MVT::i32, 0,
/* 19606*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 19618*/ OPC_EmitInteger, MVT::i32, 0,
/* 19621*/ OPC_EmitInteger, MVT::i32, 0,
/* 19624*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 19636*/ OPC_EmitInteger, MVT::i32, 1,
/* 19639*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 19642*/ OPC_EmitInteger, MVT::i32, 0,
/* 19645*/ OPC_EmitInteger, MVT::i32, 0,
/* 19648*/ OPC_MorphNodeTo1, TARGET_VAL(R600::CNDGE_r600), 0,
MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (selectcc:{ *:[f32] } f32:{ *:[f32] }:$src0, (fpimm:{ *:[f32] })<<P:Predicate_FP_ZERO>>, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2, SETOGE:{ *:[Other] }) - Complexity = 7
// Dst: (CNDGE_r600:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2)
/* 19672*/ /*Scope*/ 103, /*->19776*/
/* 19673*/ OPC_CheckCondCode, ISD::SETGE,
/* 19675*/ OPC_MoveParent,
/* 19676*/ OPC_CheckType, MVT::f32,
/* 19678*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 19680*/ OPC_EmitInteger, MVT::i32, 0,
/* 19683*/ OPC_EmitInteger, MVT::i32, 0,
/* 19686*/ OPC_EmitInteger, MVT::i32, 0,
/* 19689*/ OPC_EmitInteger, MVT::i32, 0,
/* 19692*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 19704*/ OPC_EmitInteger, MVT::i32, 0,
/* 19707*/ OPC_EmitInteger, MVT::i32, 0,
/* 19710*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 19722*/ OPC_EmitInteger, MVT::i32, 0,
/* 19725*/ OPC_EmitInteger, MVT::i32, 0,
/* 19728*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 19740*/ OPC_EmitInteger, MVT::i32, 1,
/* 19743*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 19746*/ OPC_EmitInteger, MVT::i32, 0,
/* 19749*/ OPC_EmitInteger, MVT::i32, 0,
/* 19752*/ OPC_MorphNodeTo1, TARGET_VAL(R600::CNDGE_r600), 0,
MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (selectcc:{ *:[f32] } f32:{ *:[f32] }:$src0, (fpimm:{ *:[f32] })<<P:Predicate_FP_ZERO>>, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2, SETGE:{ *:[Other] }) - Complexity = 7
// Dst: (CNDGE_r600:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2)
/* 19776*/ /*Scope*/ 103, /*->19880*/
/* 19777*/ OPC_CheckCondCode, ISD::SETOEQ,
/* 19779*/ OPC_MoveParent,
/* 19780*/ OPC_CheckType, MVT::f32,
/* 19782*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 19784*/ OPC_EmitInteger, MVT::i32, 0,
/* 19787*/ OPC_EmitInteger, MVT::i32, 0,
/* 19790*/ OPC_EmitInteger, MVT::i32, 0,
/* 19793*/ OPC_EmitInteger, MVT::i32, 0,
/* 19796*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 19808*/ OPC_EmitInteger, MVT::i32, 0,
/* 19811*/ OPC_EmitInteger, MVT::i32, 0,
/* 19814*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 19826*/ OPC_EmitInteger, MVT::i32, 0,
/* 19829*/ OPC_EmitInteger, MVT::i32, 0,
/* 19832*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 19844*/ OPC_EmitInteger, MVT::i32, 1,
/* 19847*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 19850*/ OPC_EmitInteger, MVT::i32, 0,
/* 19853*/ OPC_EmitInteger, MVT::i32, 0,
/* 19856*/ OPC_MorphNodeTo1, TARGET_VAL(R600::CNDE_eg), 0,
MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (selectcc:{ *:[f32] } f32:{ *:[f32] }:$src0, (fpimm:{ *:[f32] })<<P:Predicate_FP_ZERO>>, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2, SETOEQ:{ *:[Other] }) - Complexity = 7
// Dst: (CNDE_eg:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2)
/* 19880*/ /*Scope*/ 103, /*->19984*/
/* 19881*/ OPC_CheckCondCode, ISD::SETEQ,
/* 19883*/ OPC_MoveParent,
/* 19884*/ OPC_CheckType, MVT::f32,
/* 19886*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 19888*/ OPC_EmitInteger, MVT::i32, 0,
/* 19891*/ OPC_EmitInteger, MVT::i32, 0,
/* 19894*/ OPC_EmitInteger, MVT::i32, 0,
/* 19897*/ OPC_EmitInteger, MVT::i32, 0,
/* 19900*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 19912*/ OPC_EmitInteger, MVT::i32, 0,
/* 19915*/ OPC_EmitInteger, MVT::i32, 0,
/* 19918*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 19930*/ OPC_EmitInteger, MVT::i32, 0,
/* 19933*/ OPC_EmitInteger, MVT::i32, 0,
/* 19936*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 19948*/ OPC_EmitInteger, MVT::i32, 1,
/* 19951*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 19954*/ OPC_EmitInteger, MVT::i32, 0,
/* 19957*/ OPC_EmitInteger, MVT::i32, 0,
/* 19960*/ OPC_MorphNodeTo1, TARGET_VAL(R600::CNDE_eg), 0,
MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (selectcc:{ *:[f32] } f32:{ *:[f32] }:$src0, (fpimm:{ *:[f32] })<<P:Predicate_FP_ZERO>>, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2, SETEQ:{ *:[Other] }) - Complexity = 7
// Dst: (CNDE_eg:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2)
/* 19984*/ /*Scope*/ 103, /*->20088*/
/* 19985*/ OPC_CheckCondCode, ISD::SETOGT,
/* 19987*/ OPC_MoveParent,
/* 19988*/ OPC_CheckType, MVT::f32,
/* 19990*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 19992*/ OPC_EmitInteger, MVT::i32, 0,
/* 19995*/ OPC_EmitInteger, MVT::i32, 0,
/* 19998*/ OPC_EmitInteger, MVT::i32, 0,
/* 20001*/ OPC_EmitInteger, MVT::i32, 0,
/* 20004*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 20016*/ OPC_EmitInteger, MVT::i32, 0,
/* 20019*/ OPC_EmitInteger, MVT::i32, 0,
/* 20022*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 20034*/ OPC_EmitInteger, MVT::i32, 0,
/* 20037*/ OPC_EmitInteger, MVT::i32, 0,
/* 20040*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 20052*/ OPC_EmitInteger, MVT::i32, 1,
/* 20055*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 20058*/ OPC_EmitInteger, MVT::i32, 0,
/* 20061*/ OPC_EmitInteger, MVT::i32, 0,
/* 20064*/ OPC_MorphNodeTo1, TARGET_VAL(R600::CNDGT_eg), 0,
MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (selectcc:{ *:[f32] } f32:{ *:[f32] }:$src0, (fpimm:{ *:[f32] })<<P:Predicate_FP_ZERO>>, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2, SETOGT:{ *:[Other] }) - Complexity = 7
// Dst: (CNDGT_eg:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2)
/* 20088*/ /*Scope*/ 103, /*->20192*/
/* 20089*/ OPC_CheckCondCode, ISD::SETGT,
/* 20091*/ OPC_MoveParent,
/* 20092*/ OPC_CheckType, MVT::f32,
/* 20094*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 20096*/ OPC_EmitInteger, MVT::i32, 0,
/* 20099*/ OPC_EmitInteger, MVT::i32, 0,
/* 20102*/ OPC_EmitInteger, MVT::i32, 0,
/* 20105*/ OPC_EmitInteger, MVT::i32, 0,
/* 20108*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 20120*/ OPC_EmitInteger, MVT::i32, 0,
/* 20123*/ OPC_EmitInteger, MVT::i32, 0,
/* 20126*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 20138*/ OPC_EmitInteger, MVT::i32, 0,
/* 20141*/ OPC_EmitInteger, MVT::i32, 0,
/* 20144*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 20156*/ OPC_EmitInteger, MVT::i32, 1,
/* 20159*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 20162*/ OPC_EmitInteger, MVT::i32, 0,
/* 20165*/ OPC_EmitInteger, MVT::i32, 0,
/* 20168*/ OPC_MorphNodeTo1, TARGET_VAL(R600::CNDGT_eg), 0,
MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (selectcc:{ *:[f32] } f32:{ *:[f32] }:$src0, (fpimm:{ *:[f32] })<<P:Predicate_FP_ZERO>>, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2, SETGT:{ *:[Other] }) - Complexity = 7
// Dst: (CNDGT_eg:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2)
/* 20192*/ /*Scope*/ 103, /*->20296*/
/* 20193*/ OPC_CheckCondCode, ISD::SETOGE,
/* 20195*/ OPC_MoveParent,
/* 20196*/ OPC_CheckType, MVT::f32,
/* 20198*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 20200*/ OPC_EmitInteger, MVT::i32, 0,
/* 20203*/ OPC_EmitInteger, MVT::i32, 0,
/* 20206*/ OPC_EmitInteger, MVT::i32, 0,
/* 20209*/ OPC_EmitInteger, MVT::i32, 0,
/* 20212*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 20224*/ OPC_EmitInteger, MVT::i32, 0,
/* 20227*/ OPC_EmitInteger, MVT::i32, 0,
/* 20230*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 20242*/ OPC_EmitInteger, MVT::i32, 0,
/* 20245*/ OPC_EmitInteger, MVT::i32, 0,
/* 20248*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 20260*/ OPC_EmitInteger, MVT::i32, 1,
/* 20263*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 20266*/ OPC_EmitInteger, MVT::i32, 0,
/* 20269*/ OPC_EmitInteger, MVT::i32, 0,
/* 20272*/ OPC_MorphNodeTo1, TARGET_VAL(R600::CNDGE_eg), 0,
MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (selectcc:{ *:[f32] } f32:{ *:[f32] }:$src0, (fpimm:{ *:[f32] })<<P:Predicate_FP_ZERO>>, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2, SETOGE:{ *:[Other] }) - Complexity = 7
// Dst: (CNDGE_eg:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2)
/* 20296*/ /*Scope*/ 103, /*->20400*/
/* 20297*/ OPC_CheckCondCode, ISD::SETGE,
/* 20299*/ OPC_MoveParent,
/* 20300*/ OPC_CheckType, MVT::f32,
/* 20302*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 20304*/ OPC_EmitInteger, MVT::i32, 0,
/* 20307*/ OPC_EmitInteger, MVT::i32, 0,
/* 20310*/ OPC_EmitInteger, MVT::i32, 0,
/* 20313*/ OPC_EmitInteger, MVT::i32, 0,
/* 20316*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 20328*/ OPC_EmitInteger, MVT::i32, 0,
/* 20331*/ OPC_EmitInteger, MVT::i32, 0,
/* 20334*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 20346*/ OPC_EmitInteger, MVT::i32, 0,
/* 20349*/ OPC_EmitInteger, MVT::i32, 0,
/* 20352*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 20364*/ OPC_EmitInteger, MVT::i32, 1,
/* 20367*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 20370*/ OPC_EmitInteger, MVT::i32, 0,
/* 20373*/ OPC_EmitInteger, MVT::i32, 0,
/* 20376*/ OPC_MorphNodeTo1, TARGET_VAL(R600::CNDGE_eg), 0,
MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (selectcc:{ *:[f32] } f32:{ *:[f32] }:$src0, (fpimm:{ *:[f32] })<<P:Predicate_FP_ZERO>>, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2, SETGE:{ *:[Other] }) - Complexity = 7
// Dst: (CNDGE_eg:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2)
/* 20400*/ 0, /*End of Scope*/
/* 20401*/ 0, /*End of Scope*/
/* 20402*/ /*Scope*/ 106|128,11/*1514*/, /*->21918*/
/* 20404*/ OPC_CheckChild0Type, MVT::i32,
/* 20406*/ OPC_Scope, 13|128,5/*653*/, /*->21062*/ // 3 children in Scope
/* 20409*/ OPC_RecordChild1, // #1 = $src1
/* 20410*/ OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 20421*/ OPC_CheckChild3Integer, 0,
/* 20423*/ OPC_MoveChild4,
/* 20424*/ OPC_Scope, 105, /*->20531*/ // 6 children in Scope
/* 20426*/ OPC_CheckCondCode, ISD::SETEQ,
/* 20428*/ OPC_MoveParent,
/* 20429*/ OPC_CheckType, MVT::i32,
/* 20431*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 20433*/ OPC_EmitInteger, MVT::i32, 0,
/* 20436*/ OPC_EmitInteger, MVT::i32, 0,
/* 20439*/ OPC_EmitInteger, MVT::i32, 1,
/* 20442*/ OPC_EmitInteger, MVT::i32, 0,
/* 20445*/ OPC_EmitInteger, MVT::i32, 0,
/* 20448*/ OPC_EmitInteger, MVT::i32, 0,
/* 20451*/ OPC_EmitInteger, MVT::i32, 0,
/* 20454*/ OPC_EmitInteger, MVT::i32, 0,
/* 20457*/ OPC_EmitInteger, MVT::i32, 0,
/* 20460*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 20472*/ OPC_EmitInteger, MVT::i32, 0,
/* 20475*/ OPC_EmitInteger, MVT::i32, 0,
/* 20478*/ OPC_EmitInteger, MVT::i32, 0,
/* 20481*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 20493*/ OPC_EmitInteger, MVT::i32, 1,
/* 20496*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 20499*/ OPC_EmitInteger, MVT::i32, 0,
/* 20502*/ OPC_EmitInteger, MVT::i32, 0,
/* 20505*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SETE_INT), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (selectcc:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1, -1:{ *:[i32] }, 0:{ *:[i32] }, SETEQ:{ *:[Other] }) - Complexity = 13
// Dst: (SETE_INT:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)
/* 20531*/ /*Scope*/ 105, /*->20637*/
/* 20532*/ OPC_CheckCondCode, ISD::SETGT,
/* 20534*/ OPC_MoveParent,
/* 20535*/ OPC_CheckType, MVT::i32,
/* 20537*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 20539*/ OPC_EmitInteger, MVT::i32, 0,
/* 20542*/ OPC_EmitInteger, MVT::i32, 0,
/* 20545*/ OPC_EmitInteger, MVT::i32, 1,
/* 20548*/ OPC_EmitInteger, MVT::i32, 0,
/* 20551*/ OPC_EmitInteger, MVT::i32, 0,
/* 20554*/ OPC_EmitInteger, MVT::i32, 0,
/* 20557*/ OPC_EmitInteger, MVT::i32, 0,
/* 20560*/ OPC_EmitInteger, MVT::i32, 0,
/* 20563*/ OPC_EmitInteger, MVT::i32, 0,
/* 20566*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 20578*/ OPC_EmitInteger, MVT::i32, 0,
/* 20581*/ OPC_EmitInteger, MVT::i32, 0,
/* 20584*/ OPC_EmitInteger, MVT::i32, 0,
/* 20587*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 20599*/ OPC_EmitInteger, MVT::i32, 1,
/* 20602*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 20605*/ OPC_EmitInteger, MVT::i32, 0,
/* 20608*/ OPC_EmitInteger, MVT::i32, 0,
/* 20611*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SETGT_INT), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (selectcc:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1, -1:{ *:[i32] }, 0:{ *:[i32] }, SETGT:{ *:[Other] }) - Complexity = 13
// Dst: (SETGT_INT:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)
/* 20637*/ /*Scope*/ 105, /*->20743*/
/* 20638*/ OPC_CheckCondCode, ISD::SETGE,
/* 20640*/ OPC_MoveParent,
/* 20641*/ OPC_CheckType, MVT::i32,
/* 20643*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 20645*/ OPC_EmitInteger, MVT::i32, 0,
/* 20648*/ OPC_EmitInteger, MVT::i32, 0,
/* 20651*/ OPC_EmitInteger, MVT::i32, 1,
/* 20654*/ OPC_EmitInteger, MVT::i32, 0,
/* 20657*/ OPC_EmitInteger, MVT::i32, 0,
/* 20660*/ OPC_EmitInteger, MVT::i32, 0,
/* 20663*/ OPC_EmitInteger, MVT::i32, 0,
/* 20666*/ OPC_EmitInteger, MVT::i32, 0,
/* 20669*/ OPC_EmitInteger, MVT::i32, 0,
/* 20672*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 20684*/ OPC_EmitInteger, MVT::i32, 0,
/* 20687*/ OPC_EmitInteger, MVT::i32, 0,
/* 20690*/ OPC_EmitInteger, MVT::i32, 0,
/* 20693*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 20705*/ OPC_EmitInteger, MVT::i32, 1,
/* 20708*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 20711*/ OPC_EmitInteger, MVT::i32, 0,
/* 20714*/ OPC_EmitInteger, MVT::i32, 0,
/* 20717*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SETGE_INT), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (selectcc:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1, -1:{ *:[i32] }, 0:{ *:[i32] }, SETGE:{ *:[Other] }) - Complexity = 13
// Dst: (SETGE_INT:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)
/* 20743*/ /*Scope*/ 105, /*->20849*/
/* 20744*/ OPC_CheckCondCode, ISD::SETNE,
/* 20746*/ OPC_MoveParent,
/* 20747*/ OPC_CheckType, MVT::i32,
/* 20749*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 20751*/ OPC_EmitInteger, MVT::i32, 0,
/* 20754*/ OPC_EmitInteger, MVT::i32, 0,
/* 20757*/ OPC_EmitInteger, MVT::i32, 1,
/* 20760*/ OPC_EmitInteger, MVT::i32, 0,
/* 20763*/ OPC_EmitInteger, MVT::i32, 0,
/* 20766*/ OPC_EmitInteger, MVT::i32, 0,
/* 20769*/ OPC_EmitInteger, MVT::i32, 0,
/* 20772*/ OPC_EmitInteger, MVT::i32, 0,
/* 20775*/ OPC_EmitInteger, MVT::i32, 0,
/* 20778*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 20790*/ OPC_EmitInteger, MVT::i32, 0,
/* 20793*/ OPC_EmitInteger, MVT::i32, 0,
/* 20796*/ OPC_EmitInteger, MVT::i32, 0,
/* 20799*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 20811*/ OPC_EmitInteger, MVT::i32, 1,
/* 20814*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 20817*/ OPC_EmitInteger, MVT::i32, 0,
/* 20820*/ OPC_EmitInteger, MVT::i32, 0,
/* 20823*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SETNE_INT), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (selectcc:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1, -1:{ *:[i32] }, 0:{ *:[i32] }, SETNE:{ *:[Other] }) - Complexity = 13
// Dst: (SETNE_INT:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)
/* 20849*/ /*Scope*/ 105, /*->20955*/
/* 20850*/ OPC_CheckCondCode, ISD::SETUGT,
/* 20852*/ OPC_MoveParent,
/* 20853*/ OPC_CheckType, MVT::i32,
/* 20855*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 20857*/ OPC_EmitInteger, MVT::i32, 0,
/* 20860*/ OPC_EmitInteger, MVT::i32, 0,
/* 20863*/ OPC_EmitInteger, MVT::i32, 1,
/* 20866*/ OPC_EmitInteger, MVT::i32, 0,
/* 20869*/ OPC_EmitInteger, MVT::i32, 0,
/* 20872*/ OPC_EmitInteger, MVT::i32, 0,
/* 20875*/ OPC_EmitInteger, MVT::i32, 0,
/* 20878*/ OPC_EmitInteger, MVT::i32, 0,
/* 20881*/ OPC_EmitInteger, MVT::i32, 0,
/* 20884*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 20896*/ OPC_EmitInteger, MVT::i32, 0,
/* 20899*/ OPC_EmitInteger, MVT::i32, 0,
/* 20902*/ OPC_EmitInteger, MVT::i32, 0,
/* 20905*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 20917*/ OPC_EmitInteger, MVT::i32, 1,
/* 20920*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 20923*/ OPC_EmitInteger, MVT::i32, 0,
/* 20926*/ OPC_EmitInteger, MVT::i32, 0,
/* 20929*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SETGT_UINT), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (selectcc:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1, -1:{ *:[i32] }, 0:{ *:[i32] }, SETUGT:{ *:[Other] }) - Complexity = 13
// Dst: (SETGT_UINT:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)
/* 20955*/ /*Scope*/ 105, /*->21061*/
/* 20956*/ OPC_CheckCondCode, ISD::SETUGE,
/* 20958*/ OPC_MoveParent,
/* 20959*/ OPC_CheckType, MVT::i32,
/* 20961*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 20963*/ OPC_EmitInteger, MVT::i32, 0,
/* 20966*/ OPC_EmitInteger, MVT::i32, 0,
/* 20969*/ OPC_EmitInteger, MVT::i32, 1,
/* 20972*/ OPC_EmitInteger, MVT::i32, 0,
/* 20975*/ OPC_EmitInteger, MVT::i32, 0,
/* 20978*/ OPC_EmitInteger, MVT::i32, 0,
/* 20981*/ OPC_EmitInteger, MVT::i32, 0,
/* 20984*/ OPC_EmitInteger, MVT::i32, 0,
/* 20987*/ OPC_EmitInteger, MVT::i32, 0,
/* 20990*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21002*/ OPC_EmitInteger, MVT::i32, 0,
/* 21005*/ OPC_EmitInteger, MVT::i32, 0,
/* 21008*/ OPC_EmitInteger, MVT::i32, 0,
/* 21011*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21023*/ OPC_EmitInteger, MVT::i32, 1,
/* 21026*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 21029*/ OPC_EmitInteger, MVT::i32, 0,
/* 21032*/ OPC_EmitInteger, MVT::i32, 0,
/* 21035*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SETGE_UINT), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (selectcc:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1, -1:{ *:[i32] }, 0:{ *:[i32] }, SETUGE:{ *:[Other] }) - Complexity = 13
// Dst: (SETGE_UINT:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)
/* 21061*/ 0, /*End of Scope*/
/* 21062*/ /*Scope*/ 95|128,5/*735*/, /*->21799*/
/* 21064*/ OPC_CheckChild1Integer, 0,
/* 21066*/ OPC_RecordChild2, // #1 = $src1
/* 21067*/ OPC_RecordChild3, // #2 = $src2
/* 21068*/ OPC_MoveChild4,
/* 21069*/ OPC_Scope, 103, /*->21174*/ // 7 children in Scope
/* 21071*/ OPC_CheckCondCode, ISD::SETEQ,
/* 21073*/ OPC_MoveParent,
/* 21074*/ OPC_CheckType, MVT::i32,
/* 21076*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 21078*/ OPC_EmitInteger, MVT::i32, 0,
/* 21081*/ OPC_EmitInteger, MVT::i32, 0,
/* 21084*/ OPC_EmitInteger, MVT::i32, 0,
/* 21087*/ OPC_EmitInteger, MVT::i32, 0,
/* 21090*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21102*/ OPC_EmitInteger, MVT::i32, 0,
/* 21105*/ OPC_EmitInteger, MVT::i32, 0,
/* 21108*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21120*/ OPC_EmitInteger, MVT::i32, 0,
/* 21123*/ OPC_EmitInteger, MVT::i32, 0,
/* 21126*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21138*/ OPC_EmitInteger, MVT::i32, 1,
/* 21141*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 21144*/ OPC_EmitInteger, MVT::i32, 0,
/* 21147*/ OPC_EmitInteger, MVT::i32, 0,
/* 21150*/ OPC_MorphNodeTo1, TARGET_VAL(R600::CNDE_INT), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (selectcc:{ *:[i32] } i32:{ *:[i32] }:$src0, 0:{ *:[i32] }, i32:{ *:[i32] }:$src1, i32:{ *:[i32] }:$src2, SETEQ:{ *:[Other] }) - Complexity = 8
// Dst: (CNDE_INT:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1, i32:{ *:[i32] }:$src2)
/* 21174*/ /*Scope*/ 103, /*->21278*/
/* 21175*/ OPC_CheckCondCode, ISD::SETUEQ,
/* 21177*/ OPC_MoveParent,
/* 21178*/ OPC_CheckType, MVT::i32,
/* 21180*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 21182*/ OPC_EmitInteger, MVT::i32, 0,
/* 21185*/ OPC_EmitInteger, MVT::i32, 0,
/* 21188*/ OPC_EmitInteger, MVT::i32, 0,
/* 21191*/ OPC_EmitInteger, MVT::i32, 0,
/* 21194*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21206*/ OPC_EmitInteger, MVT::i32, 0,
/* 21209*/ OPC_EmitInteger, MVT::i32, 0,
/* 21212*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21224*/ OPC_EmitInteger, MVT::i32, 0,
/* 21227*/ OPC_EmitInteger, MVT::i32, 0,
/* 21230*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21242*/ OPC_EmitInteger, MVT::i32, 1,
/* 21245*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 21248*/ OPC_EmitInteger, MVT::i32, 0,
/* 21251*/ OPC_EmitInteger, MVT::i32, 0,
/* 21254*/ OPC_MorphNodeTo1, TARGET_VAL(R600::CNDE_INT), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (selectcc:{ *:[i32] } i32:{ *:[i32] }:$src0, 0:{ *:[i32] }, i32:{ *:[i32] }:$src1, i32:{ *:[i32] }:$src2, SETUEQ:{ *:[Other] }) - Complexity = 8
// Dst: (CNDE_INT:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1, i32:{ *:[i32] }:$src2)
/* 21278*/ /*Scope*/ 103, /*->21382*/
/* 21279*/ OPC_CheckCondCode, ISD::SETGE,
/* 21281*/ OPC_MoveParent,
/* 21282*/ OPC_CheckType, MVT::i32,
/* 21284*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 21286*/ OPC_EmitInteger, MVT::i32, 0,
/* 21289*/ OPC_EmitInteger, MVT::i32, 0,
/* 21292*/ OPC_EmitInteger, MVT::i32, 0,
/* 21295*/ OPC_EmitInteger, MVT::i32, 0,
/* 21298*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21310*/ OPC_EmitInteger, MVT::i32, 0,
/* 21313*/ OPC_EmitInteger, MVT::i32, 0,
/* 21316*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21328*/ OPC_EmitInteger, MVT::i32, 0,
/* 21331*/ OPC_EmitInteger, MVT::i32, 0,
/* 21334*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21346*/ OPC_EmitInteger, MVT::i32, 1,
/* 21349*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 21352*/ OPC_EmitInteger, MVT::i32, 0,
/* 21355*/ OPC_EmitInteger, MVT::i32, 0,
/* 21358*/ OPC_MorphNodeTo1, TARGET_VAL(R600::CNDGE_INT), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (selectcc:{ *:[i32] } i32:{ *:[i32] }:$src0, 0:{ *:[i32] }, i32:{ *:[i32] }:$src1, i32:{ *:[i32] }:$src2, SETGE:{ *:[Other] }) - Complexity = 8
// Dst: (CNDGE_INT:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1, i32:{ *:[i32] }:$src2)
/* 21382*/ /*Scope*/ 103, /*->21486*/
/* 21383*/ OPC_CheckCondCode, ISD::SETGT,
/* 21385*/ OPC_MoveParent,
/* 21386*/ OPC_CheckType, MVT::i32,
/* 21388*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 21390*/ OPC_EmitInteger, MVT::i32, 0,
/* 21393*/ OPC_EmitInteger, MVT::i32, 0,
/* 21396*/ OPC_EmitInteger, MVT::i32, 0,
/* 21399*/ OPC_EmitInteger, MVT::i32, 0,
/* 21402*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21414*/ OPC_EmitInteger, MVT::i32, 0,
/* 21417*/ OPC_EmitInteger, MVT::i32, 0,
/* 21420*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21432*/ OPC_EmitInteger, MVT::i32, 0,
/* 21435*/ OPC_EmitInteger, MVT::i32, 0,
/* 21438*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21450*/ OPC_EmitInteger, MVT::i32, 1,
/* 21453*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 21456*/ OPC_EmitInteger, MVT::i32, 0,
/* 21459*/ OPC_EmitInteger, MVT::i32, 0,
/* 21462*/ OPC_MorphNodeTo1, TARGET_VAL(R600::CNDGT_INT), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (selectcc:{ *:[i32] } i32:{ *:[i32] }:$src0, 0:{ *:[i32] }, i32:{ *:[i32] }:$src1, i32:{ *:[i32] }:$src2, SETGT:{ *:[Other] }) - Complexity = 8
// Dst: (CNDGT_INT:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1, i32:{ *:[i32] }:$src2)
/* 21486*/ /*Scope*/ 103, /*->21590*/
/* 21487*/ OPC_CheckCondCode, ISD::SETEQ,
/* 21489*/ OPC_MoveParent,
/* 21490*/ OPC_CheckType, MVT::f32,
/* 21492*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 21494*/ OPC_EmitInteger, MVT::i32, 0,
/* 21497*/ OPC_EmitInteger, MVT::i32, 0,
/* 21500*/ OPC_EmitInteger, MVT::i32, 0,
/* 21503*/ OPC_EmitInteger, MVT::i32, 0,
/* 21506*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21518*/ OPC_EmitInteger, MVT::i32, 0,
/* 21521*/ OPC_EmitInteger, MVT::i32, 0,
/* 21524*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21536*/ OPC_EmitInteger, MVT::i32, 0,
/* 21539*/ OPC_EmitInteger, MVT::i32, 0,
/* 21542*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21554*/ OPC_EmitInteger, MVT::i32, 1,
/* 21557*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 21560*/ OPC_EmitInteger, MVT::i32, 0,
/* 21563*/ OPC_EmitInteger, MVT::i32, 0,
/* 21566*/ OPC_MorphNodeTo1, TARGET_VAL(R600::CNDE_INT), 0,
MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (selectcc:{ *:[f32] } i32:{ *:[i32] }:$src0, 0:{ *:[i32] }, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2, SETEQ:{ *:[Other] }) - Complexity = 8
// Dst: (CNDE_INT:{ *:[f32] } ?:{ *:[i32] }:$src0, ?:{ *:[f32] }:$src1, ?:{ *:[f32] }:$src2)
/* 21590*/ /*Scope*/ 103, /*->21694*/
/* 21591*/ OPC_CheckCondCode, ISD::SETGT,
/* 21593*/ OPC_MoveParent,
/* 21594*/ OPC_CheckType, MVT::f32,
/* 21596*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 21598*/ OPC_EmitInteger, MVT::i32, 0,
/* 21601*/ OPC_EmitInteger, MVT::i32, 0,
/* 21604*/ OPC_EmitInteger, MVT::i32, 0,
/* 21607*/ OPC_EmitInteger, MVT::i32, 0,
/* 21610*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21622*/ OPC_EmitInteger, MVT::i32, 0,
/* 21625*/ OPC_EmitInteger, MVT::i32, 0,
/* 21628*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21640*/ OPC_EmitInteger, MVT::i32, 0,
/* 21643*/ OPC_EmitInteger, MVT::i32, 0,
/* 21646*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21658*/ OPC_EmitInteger, MVT::i32, 1,
/* 21661*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 21664*/ OPC_EmitInteger, MVT::i32, 0,
/* 21667*/ OPC_EmitInteger, MVT::i32, 0,
/* 21670*/ OPC_MorphNodeTo1, TARGET_VAL(R600::CNDGT_INT), 0,
MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (selectcc:{ *:[f32] } i32:{ *:[i32] }:$src0, 0:{ *:[i32] }, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2, SETGT:{ *:[Other] }) - Complexity = 8
// Dst: (CNDGT_INT:{ *:[f32] } ?:{ *:[i32] }:$src0, ?:{ *:[f32] }:$src1, ?:{ *:[f32] }:$src2)
/* 21694*/ /*Scope*/ 103, /*->21798*/
/* 21695*/ OPC_CheckCondCode, ISD::SETGE,
/* 21697*/ OPC_MoveParent,
/* 21698*/ OPC_CheckType, MVT::f32,
/* 21700*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 21702*/ OPC_EmitInteger, MVT::i32, 0,
/* 21705*/ OPC_EmitInteger, MVT::i32, 0,
/* 21708*/ OPC_EmitInteger, MVT::i32, 0,
/* 21711*/ OPC_EmitInteger, MVT::i32, 0,
/* 21714*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21726*/ OPC_EmitInteger, MVT::i32, 0,
/* 21729*/ OPC_EmitInteger, MVT::i32, 0,
/* 21732*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21744*/ OPC_EmitInteger, MVT::i32, 0,
/* 21747*/ OPC_EmitInteger, MVT::i32, 0,
/* 21750*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21762*/ OPC_EmitInteger, MVT::i32, 1,
/* 21765*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 21768*/ OPC_EmitInteger, MVT::i32, 0,
/* 21771*/ OPC_EmitInteger, MVT::i32, 0,
/* 21774*/ OPC_MorphNodeTo1, TARGET_VAL(R600::CNDGE_INT), 0,
MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (selectcc:{ *:[f32] } i32:{ *:[i32] }:$src0, 0:{ *:[i32] }, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2, SETGE:{ *:[Other] }) - Complexity = 8
// Dst: (CNDGE_INT:{ *:[f32] } ?:{ *:[i32] }:$src0, ?:{ *:[f32] }:$src1, ?:{ *:[f32] }:$src2)
/* 21798*/ 0, /*End of Scope*/
/* 21799*/ /*Scope*/ 117, /*->21917*/
/* 21800*/ OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21811*/ OPC_RecordChild2, // #1 = $src1
/* 21812*/ OPC_RecordChild3, // #2 = $src2
/* 21813*/ OPC_MoveChild4,
/* 21814*/ OPC_CheckCondCode, ISD::SETGT,
/* 21816*/ OPC_MoveParent,
/* 21817*/ OPC_CheckType, MVT::i32,
/* 21819*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 21821*/ OPC_EmitInteger, MVT::i32, 0,
/* 21824*/ OPC_EmitInteger, MVT::i32, 0,
/* 21827*/ OPC_EmitInteger, MVT::i32, 0,
/* 21830*/ OPC_EmitInteger, MVT::i32, 0,
/* 21833*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21845*/ OPC_EmitInteger, MVT::i32, 0,
/* 21848*/ OPC_EmitInteger, MVT::i32, 0,
/* 21851*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21863*/ OPC_EmitInteger, MVT::i32, 0,
/* 21866*/ OPC_EmitInteger, MVT::i32, 0,
/* 21869*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 21881*/ OPC_EmitInteger, MVT::i32, 1,
/* 21884*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 21887*/ OPC_EmitInteger, MVT::i32, 0,
/* 21890*/ OPC_EmitInteger, MVT::i32, 0,
/* 21893*/ OPC_MorphNodeTo1, TARGET_VAL(R600::CNDGE_INT), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (selectcc:{ *:[i32] } i32:{ *:[i32] }:$src0, -1:{ *:[i32] }, i32:{ *:[i32] }:$src1, i32:{ *:[i32] }:$src2, SETGT:{ *:[Other] }) - Complexity = 8
// Dst: (CNDGE_INT:{ *:[i32] } ?:{ *:[i32] }:$src0, ?:{ *:[i32] }:$src1, ?:{ *:[i32] }:$src2)
/* 21917*/ 0, /*End of Scope*/
/* 21918*/ 0, /*End of Scope*/
/* 21919*/ /*SwitchOpcode*/ 100|128,7/*996*/, TARGET_VAL(ISD::LOAD),// ->22919
/* 21923*/ OPC_RecordMemRef,
/* 21924*/ OPC_RecordNode, // #0 = 'ld' chained node
/* 21925*/ OPC_RecordChild1, // #1 = $addr
/* 21926*/ OPC_CheckPredicate, 4, // Predicate_unindexedload
/* 21928*/ OPC_Scope, 22, /*->21952*/ // 4 children in Scope
/* 21930*/ OPC_CheckPredicate, 5, // Predicate_load_private
/* 21932*/ OPC_CheckType, MVT::i32,
/* 21934*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 21936*/ OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectADDRIndirect:$addr #2 #3
/* 21939*/ OPC_EmitMergeInputChains1_0,
/* 21940*/ OPC_EmitInteger, MVT::i32, 0,
/* 21943*/ OPC_MorphNodeTo1, TARGET_VAL(R600::R600_RegisterLoad), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[i32] } ADDRIndirect:{ *:[iPTR] }:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load_private>> - Complexity = 13
// Dst: (R600_RegisterLoad:{ *:[i32] } FRAMEri:{ *:[iPTR] }:$addr, 0:{ *:[i32] })
/* 21952*/ /*Scope*/ 66|128,3/*450*/, /*->22404*/
/* 21954*/ OPC_CheckChild1Type, MVT::i32,
/* 21956*/ OPC_CheckType, MVT::i32,
/* 21958*/ OPC_Scope, 50, /*->22010*/ // 12 children in Scope
/* 21960*/ OPC_CheckPredicate, 6, // Predicate_az_extload
/* 21962*/ OPC_Scope, 22, /*->21986*/ // 2 children in Scope
/* 21964*/ OPC_CheckPredicate, 7, // Predicate_az_extloadi8
/* 21966*/ OPC_CheckPredicate, 8, // Predicate_vtx_id3_az_extloadi8
/* 21968*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 21970*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 21973*/ OPC_EmitMergeInputChains1_0,
/* 21974*/ OPC_EmitInteger, MVT::i8, 3,
/* 21977*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id3_az_extloadi8>> - Complexity = 13
// Dst: (VTX_READ_8_eg:{ *:[i32] } MEMxi:{ *:[i32] }:$src_gpr, 3:{ *:[i8] })
/* 21986*/ /*Scope*/ 22, /*->22009*/
/* 21987*/ OPC_CheckPredicate, 9, // Predicate_az_extloadi16
/* 21989*/ OPC_CheckPredicate, 8, // Predicate_vtx_id3_az_extloadi16
/* 21991*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 21993*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 21996*/ OPC_EmitMergeInputChains1_0,
/* 21997*/ OPC_EmitInteger, MVT::i8, 3,
/* 22000*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id3_az_extloadi16>> - Complexity = 13
// Dst: (VTX_READ_16_eg:{ *:[i32] } MEMxi:{ *:[i32] }:$src_gpr, 3:{ *:[i8] })
/* 22009*/ 0, /*End of Scope*/
/* 22010*/ /*Scope*/ 22, /*->22033*/
/* 22011*/ OPC_CheckPredicate, 10, // Predicate_load
/* 22013*/ OPC_CheckPredicate, 8, // Predicate_vtx_id3_load
/* 22015*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 22017*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22020*/ OPC_EmitMergeInputChains1_0,
/* 22021*/ OPC_EmitInteger, MVT::i8, 3,
/* 22024*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
// Dst: (VTX_READ_32_eg:{ *:[i32] } MEMxi:{ *:[i32] }:$src_gpr, 3:{ *:[i8] })
/* 22033*/ /*Scope*/ 50, /*->22084*/
/* 22034*/ OPC_CheckPredicate, 6, // Predicate_az_extload
/* 22036*/ OPC_Scope, 22, /*->22060*/ // 2 children in Scope
/* 22038*/ OPC_CheckPredicate, 7, // Predicate_az_extloadi8
/* 22040*/ OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi8
/* 22042*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 22044*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22047*/ OPC_EmitMergeInputChains1_0,
/* 22048*/ OPC_EmitInteger, MVT::i8, 2,
/* 22051*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id2_az_extloadi8>> - Complexity = 13
// Dst: (VTX_READ_8_eg:{ *:[i32] } MEMxi:{ *:[i32] }:$src_gpr, 2:{ *:[i8] })
/* 22060*/ /*Scope*/ 22, /*->22083*/
/* 22061*/ OPC_CheckPredicate, 9, // Predicate_az_extloadi16
/* 22063*/ OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi16
/* 22065*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 22067*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22070*/ OPC_EmitMergeInputChains1_0,
/* 22071*/ OPC_EmitInteger, MVT::i8, 2,
/* 22074*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id2_az_extloadi16>> - Complexity = 13
// Dst: (VTX_READ_16_eg:{ *:[i32] } MEMxi:{ *:[i32] }:$src_gpr, 2:{ *:[i8] })
/* 22083*/ 0, /*End of Scope*/
/* 22084*/ /*Scope*/ 22, /*->22107*/
/* 22085*/ OPC_CheckPredicate, 10, // Predicate_load
/* 22087*/ OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/* 22089*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 22091*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22094*/ OPC_EmitMergeInputChains1_0,
/* 22095*/ OPC_EmitInteger, MVT::i8, 2,
/* 22098*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
// Dst: (VTX_READ_32_eg:{ *:[i32] } MEMxi:{ *:[i32] }:$src_gpr, 2:{ *:[i8] })
/* 22107*/ /*Scope*/ 50, /*->22158*/
/* 22108*/ OPC_CheckPredicate, 6, // Predicate_az_extload
/* 22110*/ OPC_Scope, 22, /*->22134*/ // 2 children in Scope
/* 22112*/ OPC_CheckPredicate, 7, // Predicate_az_extloadi8
/* 22114*/ OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi8
/* 22116*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 22118*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22121*/ OPC_EmitMergeInputChains1_0,
/* 22122*/ OPC_EmitInteger, MVT::i8, 1,
/* 22125*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id1_az_extloadi8>> - Complexity = 13
// Dst: (VTX_READ_8_eg:{ *:[i32] } MEMxi:{ *:[i32] }:$src_gpr, 1:{ *:[i8] })
/* 22134*/ /*Scope*/ 22, /*->22157*/
/* 22135*/ OPC_CheckPredicate, 9, // Predicate_az_extloadi16
/* 22137*/ OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi16
/* 22139*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 22141*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22144*/ OPC_EmitMergeInputChains1_0,
/* 22145*/ OPC_EmitInteger, MVT::i8, 1,
/* 22148*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id1_az_extloadi16>> - Complexity = 13
// Dst: (VTX_READ_16_eg:{ *:[i32] } MEMxi:{ *:[i32] }:$src_gpr, 1:{ *:[i8] })
/* 22157*/ 0, /*End of Scope*/
/* 22158*/ /*Scope*/ 22, /*->22181*/
/* 22159*/ OPC_CheckPredicate, 10, // Predicate_load
/* 22161*/ OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/* 22163*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 22165*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22168*/ OPC_EmitMergeInputChains1_0,
/* 22169*/ OPC_EmitInteger, MVT::i8, 1,
/* 22172*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
// Dst: (VTX_READ_32_eg:{ *:[i32] } MEMxi:{ *:[i32] }:$src_gpr, 1:{ *:[i8] })
/* 22181*/ /*Scope*/ 50, /*->22232*/
/* 22182*/ OPC_CheckPredicate, 6, // Predicate_az_extload
/* 22184*/ OPC_Scope, 22, /*->22208*/ // 2 children in Scope
/* 22186*/ OPC_CheckPredicate, 7, // Predicate_az_extloadi8
/* 22188*/ OPC_CheckPredicate, 8, // Predicate_vtx_id3_az_extloadi8
/* 22190*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 22192*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22195*/ OPC_EmitMergeInputChains1_0,
/* 22196*/ OPC_EmitInteger, MVT::i8, 3,
/* 22199*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id3_az_extloadi8>> - Complexity = 13
// Dst: (VTX_READ_8_cm:{ *:[i32] } MEMxi:{ *:[i32] }:$src_gpr, 3:{ *:[i8] })
/* 22208*/ /*Scope*/ 22, /*->22231*/
/* 22209*/ OPC_CheckPredicate, 9, // Predicate_az_extloadi16
/* 22211*/ OPC_CheckPredicate, 8, // Predicate_vtx_id3_az_extloadi16
/* 22213*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 22215*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22218*/ OPC_EmitMergeInputChains1_0,
/* 22219*/ OPC_EmitInteger, MVT::i8, 3,
/* 22222*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id3_az_extloadi16>> - Complexity = 13
// Dst: (VTX_READ_16_cm:{ *:[i32] } MEMxi:{ *:[i32] }:$src_gpr, 3:{ *:[i8] })
/* 22231*/ 0, /*End of Scope*/
/* 22232*/ /*Scope*/ 22, /*->22255*/
/* 22233*/ OPC_CheckPredicate, 10, // Predicate_load
/* 22235*/ OPC_CheckPredicate, 8, // Predicate_vtx_id3_load
/* 22237*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 22239*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22242*/ OPC_EmitMergeInputChains1_0,
/* 22243*/ OPC_EmitInteger, MVT::i8, 3,
/* 22246*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
// Dst: (VTX_READ_32_cm:{ *:[i32] } MEMxi:{ *:[i32] }:$src_gpr, 3:{ *:[i8] })
/* 22255*/ /*Scope*/ 50, /*->22306*/
/* 22256*/ OPC_CheckPredicate, 6, // Predicate_az_extload
/* 22258*/ OPC_Scope, 22, /*->22282*/ // 2 children in Scope
/* 22260*/ OPC_CheckPredicate, 7, // Predicate_az_extloadi8
/* 22262*/ OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi8
/* 22264*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 22266*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22269*/ OPC_EmitMergeInputChains1_0,
/* 22270*/ OPC_EmitInteger, MVT::i8, 2,
/* 22273*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id2_az_extloadi8>> - Complexity = 13
// Dst: (VTX_READ_8_cm:{ *:[i32] } MEMxi:{ *:[i32] }:$src_gpr, 2:{ *:[i8] })
/* 22282*/ /*Scope*/ 22, /*->22305*/
/* 22283*/ OPC_CheckPredicate, 9, // Predicate_az_extloadi16
/* 22285*/ OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi16
/* 22287*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 22289*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22292*/ OPC_EmitMergeInputChains1_0,
/* 22293*/ OPC_EmitInteger, MVT::i8, 2,
/* 22296*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id2_az_extloadi16>> - Complexity = 13
// Dst: (VTX_READ_16_cm:{ *:[i32] } MEMxi:{ *:[i32] }:$src_gpr, 2:{ *:[i8] })
/* 22305*/ 0, /*End of Scope*/
/* 22306*/ /*Scope*/ 22, /*->22329*/
/* 22307*/ OPC_CheckPredicate, 10, // Predicate_load
/* 22309*/ OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/* 22311*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 22313*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22316*/ OPC_EmitMergeInputChains1_0,
/* 22317*/ OPC_EmitInteger, MVT::i8, 2,
/* 22320*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
// Dst: (VTX_READ_32_cm:{ *:[i32] } MEMxi:{ *:[i32] }:$src_gpr, 2:{ *:[i8] })
/* 22329*/ /*Scope*/ 50, /*->22380*/
/* 22330*/ OPC_CheckPredicate, 6, // Predicate_az_extload
/* 22332*/ OPC_Scope, 22, /*->22356*/ // 2 children in Scope
/* 22334*/ OPC_CheckPredicate, 7, // Predicate_az_extloadi8
/* 22336*/ OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi8
/* 22338*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 22340*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22343*/ OPC_EmitMergeInputChains1_0,
/* 22344*/ OPC_EmitInteger, MVT::i8, 1,
/* 22347*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id1_az_extloadi8>> - Complexity = 13
// Dst: (VTX_READ_8_cm:{ *:[i32] } MEMxi:{ *:[i32] }:$src_gpr, 1:{ *:[i8] })
/* 22356*/ /*Scope*/ 22, /*->22379*/
/* 22357*/ OPC_CheckPredicate, 9, // Predicate_az_extloadi16
/* 22359*/ OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi16
/* 22361*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 22363*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22366*/ OPC_EmitMergeInputChains1_0,
/* 22367*/ OPC_EmitInteger, MVT::i8, 1,
/* 22370*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id1_az_extloadi16>> - Complexity = 13
// Dst: (VTX_READ_16_cm:{ *:[i32] } MEMxi:{ *:[i32] }:$src_gpr, 1:{ *:[i8] })
/* 22379*/ 0, /*End of Scope*/
/* 22380*/ /*Scope*/ 22, /*->22403*/
/* 22381*/ OPC_CheckPredicate, 10, // Predicate_load
/* 22383*/ OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/* 22385*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 22387*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22390*/ OPC_EmitMergeInputChains1_0,
/* 22391*/ OPC_EmitInteger, MVT::i8, 1,
/* 22394*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
// Dst: (VTX_READ_32_cm:{ *:[i32] } MEMxi:{ *:[i32] }:$src_gpr, 1:{ *:[i8] })
/* 22403*/ 0, /*End of Scope*/
/* 22404*/ /*Scope*/ 43, /*->22448*/
/* 22405*/ OPC_CheckPredicate, 13, // Predicate_load_local
/* 22407*/ OPC_CheckType, MVT::i32,
/* 22409*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 22411*/ OPC_EmitMergeInputChains1_0,
/* 22412*/ OPC_EmitInteger, MVT::i32, 0,
/* 22415*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 22427*/ OPC_EmitInteger, MVT::i32, 1,
/* 22430*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 22433*/ OPC_EmitInteger, MVT::i32, 0,
/* 22436*/ OPC_MorphNodeTo1, TARGET_VAL(R600::LDS_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6,
// Src: (ld:{ *:[i32] } R600_Reg32:{ *:[iPTR] }:$src0)<<P:Predicate_unindexedload>><<P:Predicate_load_local>> - Complexity = 4
// Dst: (LDS_READ_RET:{ *:[i32] } R600_Reg32:{ *:[iPTR] }:$src0)
/* 22448*/ /*Scope*/ 84|128,3/*468*/, /*->22918*/
/* 22450*/ OPC_CheckChild1Type, MVT::i32,
/* 22452*/ OPC_Scope, 45, /*->22499*/ // 5 children in Scope
/* 22454*/ OPC_CheckPredicate, 14, // Predicate_sextload
/* 22456*/ OPC_CheckPredicate, 15, // Predicate_sextloadi8_local
/* 22458*/ OPC_CheckType, MVT::i32,
/* 22460*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 22462*/ OPC_EmitMergeInputChains1_0,
/* 22463*/ OPC_EmitInteger, MVT::i32, 0,
/* 22466*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 22478*/ OPC_EmitInteger, MVT::i32, 1,
/* 22481*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 22484*/ OPC_EmitInteger, MVT::i32, 0,
/* 22487*/ OPC_MorphNodeTo1, TARGET_VAL(R600::LDS_BYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6,
// Src: (ld:{ *:[i32] } i32:{ *:[i32] }:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8_local>> - Complexity = 4
// Dst: (LDS_BYTE_READ_RET:{ *:[i32] } i32:{ *:[i32] }:$src0)
/* 22499*/ /*Scope*/ 47, /*->22547*/
/* 22500*/ OPC_CheckPredicate, 6, // Predicate_az_extload
/* 22502*/ OPC_CheckPredicate, 7, // Predicate_az_extloadi8
/* 22504*/ OPC_CheckPredicate, 16, // Predicate_az_extloadi8_local
/* 22506*/ OPC_CheckType, MVT::i32,
/* 22508*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 22510*/ OPC_EmitMergeInputChains1_0,
/* 22511*/ OPC_EmitInteger, MVT::i32, 0,
/* 22514*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 22526*/ OPC_EmitInteger, MVT::i32, 1,
/* 22529*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 22532*/ OPC_EmitInteger, MVT::i32, 0,
/* 22535*/ OPC_MorphNodeTo1, TARGET_VAL(R600::LDS_UBYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6,
// Src: (ld:{ *:[i32] } i32:{ *:[i32] }:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_local>> - Complexity = 4
// Dst: (LDS_UBYTE_READ_RET:{ *:[i32] } i32:{ *:[i32] }:$src0)
/* 22547*/ /*Scope*/ 45, /*->22593*/
/* 22548*/ OPC_CheckPredicate, 14, // Predicate_sextload
/* 22550*/ OPC_CheckPredicate, 17, // Predicate_sextloadi16_local
/* 22552*/ OPC_CheckType, MVT::i32,
/* 22554*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 22556*/ OPC_EmitMergeInputChains1_0,
/* 22557*/ OPC_EmitInteger, MVT::i32, 0,
/* 22560*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 22572*/ OPC_EmitInteger, MVT::i32, 1,
/* 22575*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 22578*/ OPC_EmitInteger, MVT::i32, 0,
/* 22581*/ OPC_MorphNodeTo1, TARGET_VAL(R600::LDS_SHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6,
// Src: (ld:{ *:[i32] } i32:{ *:[i32] }:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16_local>> - Complexity = 4
// Dst: (LDS_SHORT_READ_RET:{ *:[i32] } i32:{ *:[i32] }:$src0)
/* 22593*/ /*Scope*/ 47, /*->22641*/
/* 22594*/ OPC_CheckPredicate, 6, // Predicate_az_extload
/* 22596*/ OPC_CheckPredicate, 9, // Predicate_az_extloadi16
/* 22598*/ OPC_CheckPredicate, 16, // Predicate_az_extloadi16_local
/* 22600*/ OPC_CheckType, MVT::i32,
/* 22602*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 22604*/ OPC_EmitMergeInputChains1_0,
/* 22605*/ OPC_EmitInteger, MVT::i32, 0,
/* 22608*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 22620*/ OPC_EmitInteger, MVT::i32, 1,
/* 22623*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 22626*/ OPC_EmitInteger, MVT::i32, 0,
/* 22629*/ OPC_MorphNodeTo1, TARGET_VAL(R600::LDS_USHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6,
// Src: (ld:{ *:[i32] } i32:{ *:[i32] }:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_local>> - Complexity = 4
// Dst: (LDS_USHORT_READ_RET:{ *:[i32] } i32:{ *:[i32] }:$src0)
/* 22641*/ /*Scope*/ 18|128,2/*274*/, /*->22917*/
/* 22643*/ OPC_CheckPredicate, 10, // Predicate_load
/* 22645*/ OPC_Scope, 44, /*->22691*/ // 6 children in Scope
/* 22647*/ OPC_CheckPredicate, 8, // Predicate_vtx_id3_load
/* 22649*/ OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->22670
/* 22652*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 22654*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22657*/ OPC_EmitMergeInputChains1_0,
/* 22658*/ OPC_EmitInteger, MVT::i8, 3,
/* 22661*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v2i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[v2i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
// Dst: (VTX_READ_64_eg:{ *:[v2i32] } MEMxi:{ *:[i32] }:$src_gpr, 3:{ *:[i8] })
/* 22670*/ /*SwitchType*/ 18, MVT::v4i32,// ->22690
/* 22672*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 22674*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22677*/ OPC_EmitMergeInputChains1_0,
/* 22678*/ OPC_EmitInteger, MVT::i8, 3,
/* 22681*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v4i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[v4i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
// Dst: (VTX_READ_128_eg:{ *:[v4i32] } MEMxi:{ *:[i32] }:$src_gpr, 3:{ *:[i8] })
/* 22690*/ 0, // EndSwitchType
/* 22691*/ /*Scope*/ 44, /*->22736*/
/* 22692*/ OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/* 22694*/ OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->22715
/* 22697*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 22699*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22702*/ OPC_EmitMergeInputChains1_0,
/* 22703*/ OPC_EmitInteger, MVT::i8, 2,
/* 22706*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v2i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[v2i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
// Dst: (VTX_READ_64_eg:{ *:[v2i32] } MEMxi:{ *:[i32] }:$src_gpr, 2:{ *:[i8] })
/* 22715*/ /*SwitchType*/ 18, MVT::v4i32,// ->22735
/* 22717*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 22719*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22722*/ OPC_EmitMergeInputChains1_0,
/* 22723*/ OPC_EmitInteger, MVT::i8, 2,
/* 22726*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v4i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[v4i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
// Dst: (VTX_READ_128_eg:{ *:[v4i32] } MEMxi:{ *:[i32] }:$src_gpr, 2:{ *:[i8] })
/* 22735*/ 0, // EndSwitchType
/* 22736*/ /*Scope*/ 44, /*->22781*/
/* 22737*/ OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/* 22739*/ OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->22760
/* 22742*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 22744*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22747*/ OPC_EmitMergeInputChains1_0,
/* 22748*/ OPC_EmitInteger, MVT::i8, 1,
/* 22751*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v2i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[v2i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
// Dst: (VTX_READ_64_eg:{ *:[v2i32] } MEMxi:{ *:[i32] }:$src_gpr, 1:{ *:[i8] })
/* 22760*/ /*SwitchType*/ 18, MVT::v4i32,// ->22780
/* 22762*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 22764*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22767*/ OPC_EmitMergeInputChains1_0,
/* 22768*/ OPC_EmitInteger, MVT::i8, 1,
/* 22771*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v4i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[v4i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
// Dst: (VTX_READ_128_eg:{ *:[v4i32] } MEMxi:{ *:[i32] }:$src_gpr, 1:{ *:[i8] })
/* 22780*/ 0, // EndSwitchType
/* 22781*/ /*Scope*/ 44, /*->22826*/
/* 22782*/ OPC_CheckPredicate, 8, // Predicate_vtx_id3_load
/* 22784*/ OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->22805
/* 22787*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 22789*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22792*/ OPC_EmitMergeInputChains1_0,
/* 22793*/ OPC_EmitInteger, MVT::i8, 3,
/* 22796*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v2i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[v2i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
// Dst: (VTX_READ_64_cm:{ *:[v2i32] } MEMxi:{ *:[i32] }:$src_gpr, 3:{ *:[i8] })
/* 22805*/ /*SwitchType*/ 18, MVT::v4i32,// ->22825
/* 22807*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 22809*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22812*/ OPC_EmitMergeInputChains1_0,
/* 22813*/ OPC_EmitInteger, MVT::i8, 3,
/* 22816*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v4i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[v4i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
// Dst: (VTX_READ_128_cm:{ *:[v4i32] } MEMxi:{ *:[i32] }:$src_gpr, 3:{ *:[i8] })
/* 22825*/ 0, // EndSwitchType
/* 22826*/ /*Scope*/ 44, /*->22871*/
/* 22827*/ OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/* 22829*/ OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->22850
/* 22832*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 22834*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22837*/ OPC_EmitMergeInputChains1_0,
/* 22838*/ OPC_EmitInteger, MVT::i8, 2,
/* 22841*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v2i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[v2i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
// Dst: (VTX_READ_64_cm:{ *:[v2i32] } MEMxi:{ *:[i32] }:$src_gpr, 2:{ *:[i8] })
/* 22850*/ /*SwitchType*/ 18, MVT::v4i32,// ->22870
/* 22852*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 22854*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22857*/ OPC_EmitMergeInputChains1_0,
/* 22858*/ OPC_EmitInteger, MVT::i8, 2,
/* 22861*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v4i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[v4i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
// Dst: (VTX_READ_128_cm:{ *:[v4i32] } MEMxi:{ *:[i32] }:$src_gpr, 2:{ *:[i8] })
/* 22870*/ 0, // EndSwitchType
/* 22871*/ /*Scope*/ 44, /*->22916*/
/* 22872*/ OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/* 22874*/ OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->22895
/* 22877*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 22879*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22882*/ OPC_EmitMergeInputChains1_0,
/* 22883*/ OPC_EmitInteger, MVT::i8, 1,
/* 22886*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v2i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[v2i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
// Dst: (VTX_READ_64_cm:{ *:[v2i32] } MEMxi:{ *:[i32] }:$src_gpr, 1:{ *:[i8] })
/* 22895*/ /*SwitchType*/ 18, MVT::v4i32,// ->22915
/* 22897*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 22899*/ OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/* 22902*/ OPC_EmitMergeInputChains1_0,
/* 22903*/ OPC_EmitInteger, MVT::i8, 1,
/* 22906*/ OPC_MorphNodeTo1, TARGET_VAL(R600::VTX_READ_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v4i32, 3/*#Ops*/, 2, 3, 4,
// Src: (ld:{ *:[v4i32] } ADDRVTX_READ:{ *:[i32] }:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
// Dst: (VTX_READ_128_cm:{ *:[v4i32] } MEMxi:{ *:[i32] }:$src_gpr, 1:{ *:[i8] })
/* 22915*/ 0, // EndSwitchType
/* 22916*/ 0, /*End of Scope*/
/* 22917*/ 0, /*End of Scope*/
/* 22918*/ 0, /*End of Scope*/
/* 22919*/ /*SwitchOpcode*/ 74|128,2/*330*/, TARGET_VAL(ISD::STORE),// ->23253
/* 22923*/ OPC_RecordMemRef,
/* 22924*/ OPC_RecordNode, // #0 = 'st' chained node
/* 22925*/ OPC_RecordChild1, // #1 = $val
/* 22926*/ OPC_Scope, 119|128,1/*247*/, /*->23176*/ // 3 children in Scope
/* 22929*/ OPC_CheckChild1Type, MVT::i32,
/* 22931*/ OPC_RecordChild2, // #2 = $addr
/* 22932*/ OPC_CheckPredicate, 18, // Predicate_unindexedstore
/* 22934*/ OPC_Scope, 20, /*->22956*/ // 3 children in Scope
/* 22936*/ OPC_CheckPredicate, 19, // Predicate_store_private
/* 22938*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 22940*/ OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectADDRIndirect:$addr #3 #4
/* 22943*/ OPC_EmitMergeInputChains1_0,
/* 22944*/ OPC_EmitInteger, MVT::i32, 0,
/* 22947*/ OPC_MorphNodeTo0, TARGET_VAL(R600::R600_RegisterStore), 0|OPFL_Chain|OPFL_MemRefs,
4/*#Ops*/, 1, 3, 4, 5,
// Src: (st i32:{ *:[i32] }:$val, ADDRIndirect:{ *:[iPTR] }:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store_private>> - Complexity = 13
// Dst: (R600_RegisterStore i32:{ *:[i32] }:$val, FRAMEri:{ *:[iPTR] }:$addr, 0:{ *:[i32] })
/* 22956*/ /*Scope*/ 58, /*->23015*/
/* 22957*/ OPC_CheckPredicate, 20, // Predicate_store_local
/* 22959*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 22961*/ OPC_EmitMergeInputChains1_0,
/* 22962*/ OPC_EmitInteger, MVT::i32, 0,
/* 22965*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 22977*/ OPC_EmitInteger, MVT::i32, 0,
/* 22980*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 22992*/ OPC_EmitInteger, MVT::i32, 1,
/* 22995*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 22998*/ OPC_EmitInteger, MVT::i32, 0,
/* 23001*/ OPC_MorphNodeTo0, TARGET_VAL(R600::LDS_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9,
// Src: (st R600_Reg32:{ *:[i32] }:$src1, R600_Reg32:{ *:[iPTR] }:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_store_local>> - Complexity = 4
// Dst: (LDS_WRITE R600_Reg32:{ *:[iPTR] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 23015*/ /*Scope*/ 30|128,1/*158*/, /*->23175*/
/* 23017*/ OPC_CheckChild2Type, MVT::i32,
/* 23019*/ OPC_Scope, 122, /*->23143*/ // 2 children in Scope
/* 23021*/ OPC_CheckPredicate, 21, // Predicate_truncstore
/* 23023*/ OPC_Scope, 58, /*->23083*/ // 2 children in Scope
/* 23025*/ OPC_CheckPredicate, 15, // Predicate_truncstorei8_local
/* 23027*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 23029*/ OPC_EmitMergeInputChains1_0,
/* 23030*/ OPC_EmitInteger, MVT::i32, 0,
/* 23033*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 23045*/ OPC_EmitInteger, MVT::i32, 0,
/* 23048*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 23060*/ OPC_EmitInteger, MVT::i32, 1,
/* 23063*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 23066*/ OPC_EmitInteger, MVT::i32, 0,
/* 23069*/ OPC_MorphNodeTo0, TARGET_VAL(R600::LDS_BYTE_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9,
// Src: (st i32:{ *:[i32] }:$src1, i32:{ *:[i32] }:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8_local>> - Complexity = 4
// Dst: (LDS_BYTE_WRITE i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)
/* 23083*/ /*Scope*/ 58, /*->23142*/
/* 23084*/ OPC_CheckPredicate, 17, // Predicate_truncstorei16_local
/* 23086*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 23088*/ OPC_EmitMergeInputChains1_0,
/* 23089*/ OPC_EmitInteger, MVT::i32, 0,
/* 23092*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 23104*/ OPC_EmitInteger, MVT::i32, 0,
/* 23107*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 23119*/ OPC_EmitInteger, MVT::i32, 1,
/* 23122*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 23125*/ OPC_EmitInteger, MVT::i32, 0,
/* 23128*/ OPC_MorphNodeTo0, TARGET_VAL(R600::LDS_SHORT_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9,
// Src: (st i32:{ *:[i32] }:$src1, i32:{ *:[i32] }:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16_local>> - Complexity = 4
// Dst: (LDS_SHORT_WRITE i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)
/* 23142*/ 0, /*End of Scope*/
/* 23143*/ /*Scope*/ 30, /*->23174*/
/* 23144*/ OPC_CheckPredicate, 22, // Predicate_store_global
/* 23146*/ OPC_Scope, 10, /*->23158*/ // 2 children in Scope
/* 23148*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 23150*/ OPC_EmitMergeInputChains1_0,
/* 23151*/ OPC_MorphNodeTo0, TARGET_VAL(R600::RAT_STORE_DWORD32), 0|OPFL_Chain|OPFL_MemRefs,
2/*#Ops*/, 1, 2,
// Src: (st i32:{ *:[i32] }:$rw_gpr, i32:{ *:[i32] }:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store_global>> - Complexity = 4
// Dst: (RAT_STORE_DWORD32 i32:{ *:[i32] }:$rw_gpr, i32:{ *:[i32] }:$index_gpr)
/* 23158*/ /*Scope*/ 14, /*->23173*/
/* 23159*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 23161*/ OPC_EmitMergeInputChains1_0,
/* 23162*/ OPC_EmitInteger, MVT::i32, 0,
/* 23165*/ OPC_MorphNodeTo0, TARGET_VAL(R600::RAT_WRITE_CACHELESS_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
3/*#Ops*/, 1, 2, 3,
// Src: (st i32:{ *:[i32] }:$rw_gpr, i32:{ *:[i32] }:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store_global>> - Complexity = 4
// Dst: (RAT_WRITE_CACHELESS_32_eg i32:{ *:[i32] }:$rw_gpr, i32:{ *:[i32] }:$index_gpr)
/* 23173*/ 0, /*End of Scope*/
/* 23174*/ 0, /*End of Scope*/
/* 23175*/ 0, /*End of Scope*/
/* 23176*/ /*Scope*/ 37, /*->23214*/
/* 23177*/ OPC_CheckChild1Type, MVT::v2i32,
/* 23179*/ OPC_RecordChild2, // #2 = $index_gpr
/* 23180*/ OPC_CheckChild2Type, MVT::i32,
/* 23182*/ OPC_CheckPredicate, 18, // Predicate_unindexedstore
/* 23184*/ OPC_CheckPredicate, 22, // Predicate_store_global
/* 23186*/ OPC_Scope, 10, /*->23198*/ // 2 children in Scope
/* 23188*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 23190*/ OPC_EmitMergeInputChains1_0,
/* 23191*/ OPC_MorphNodeTo0, TARGET_VAL(R600::RAT_STORE_DWORD64), 0|OPFL_Chain|OPFL_MemRefs,
2/*#Ops*/, 1, 2,
// Src: (st v2i32:{ *:[v2i32] }:$rw_gpr, i32:{ *:[i32] }:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store_global>> - Complexity = 4
// Dst: (RAT_STORE_DWORD64 v2i32:{ *:[v2i32] }:$rw_gpr, i32:{ *:[i32] }:$index_gpr)
/* 23198*/ /*Scope*/ 14, /*->23213*/
/* 23199*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 23201*/ OPC_EmitMergeInputChains1_0,
/* 23202*/ OPC_EmitInteger, MVT::i32, 0,
/* 23205*/ OPC_MorphNodeTo0, TARGET_VAL(R600::RAT_WRITE_CACHELESS_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
3/*#Ops*/, 1, 2, 3,
// Src: (st v2i32:{ *:[v2i32] }:$rw_gpr, i32:{ *:[i32] }:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store_global>> - Complexity = 4
// Dst: (RAT_WRITE_CACHELESS_64_eg v2i32:{ *:[v2i32] }:$rw_gpr, i32:{ *:[i32] }:$index_gpr)
/* 23213*/ 0, /*End of Scope*/
/* 23214*/ /*Scope*/ 37, /*->23252*/
/* 23215*/ OPC_CheckChild1Type, MVT::v4i32,
/* 23217*/ OPC_RecordChild2, // #2 = $index_gpr
/* 23218*/ OPC_CheckChild2Type, MVT::i32,
/* 23220*/ OPC_CheckPredicate, 18, // Predicate_unindexedstore
/* 23222*/ OPC_CheckPredicate, 22, // Predicate_store_global
/* 23224*/ OPC_Scope, 10, /*->23236*/ // 2 children in Scope
/* 23226*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 23228*/ OPC_EmitMergeInputChains1_0,
/* 23229*/ OPC_MorphNodeTo0, TARGET_VAL(R600::RAT_STORE_DWORD128), 0|OPFL_Chain|OPFL_MemRefs,
2/*#Ops*/, 1, 2,
// Src: (st v4i32:{ *:[v4i32] }:$rw_gpr, i32:{ *:[i32] }:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store_global>> - Complexity = 4
// Dst: (RAT_STORE_DWORD128 v4i32:{ *:[v4i32] }:$rw_gpr, i32:{ *:[i32] }:$index_gpr)
/* 23236*/ /*Scope*/ 14, /*->23251*/
/* 23237*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 23239*/ OPC_EmitMergeInputChains1_0,
/* 23240*/ OPC_EmitInteger, MVT::i32, 0,
/* 23243*/ OPC_MorphNodeTo0, TARGET_VAL(R600::RAT_WRITE_CACHELESS_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
3/*#Ops*/, 1, 2, 3,
// Src: (st v4i32:{ *:[v4i32] }:$rw_gpr, i32:{ *:[i32] }:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store_global>> - Complexity = 4
// Dst: (RAT_WRITE_CACHELESS_128_eg v4i32:{ *:[v4i32] }:$rw_gpr, i32:{ *:[i32] }:$index_gpr)
/* 23251*/ 0, /*End of Scope*/
/* 23252*/ 0, /*End of Scope*/
/* 23253*/ /*SwitchOpcode*/ 113|128,26/*3441*/, TARGET_VAL(ISD::XOR),// ->26698
/* 23257*/ OPC_Scope, 66|128,3/*450*/, /*->23710*/ // 5 children in Scope
/* 23260*/ OPC_RecordChild0, // #0 = $z
/* 23261*/ OPC_MoveChild1,
/* 23262*/ OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/* 23265*/ OPC_Scope, 91|128,1/*219*/, /*->23487*/ // 2 children in Scope
/* 23268*/ OPC_RecordChild0, // #1 = $x
/* 23269*/ OPC_MoveChild1,
/* 23270*/ OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/* 23273*/ OPC_Scope, 105, /*->23380*/ // 2 children in Scope
/* 23275*/ OPC_RecordChild0, // #2 = $y
/* 23276*/ OPC_CheckChild1Same, 0,
/* 23278*/ OPC_MoveParent,
/* 23279*/ OPC_MoveParent,
/* 23280*/ OPC_CheckType, MVT::i32,
/* 23282*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 23284*/ OPC_EmitInteger, MVT::i32, 0,
/* 23287*/ OPC_EmitInteger, MVT::i32, 0,
/* 23290*/ OPC_EmitInteger, MVT::i32, 0,
/* 23293*/ OPC_EmitInteger, MVT::i32, 0,
/* 23296*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 23308*/ OPC_EmitInteger, MVT::i32, 0,
/* 23311*/ OPC_EmitInteger, MVT::i32, 0,
/* 23314*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 23326*/ OPC_EmitInteger, MVT::i32, 0,
/* 23329*/ OPC_EmitInteger, MVT::i32, 0,
/* 23332*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 23344*/ OPC_EmitInteger, MVT::i32, 1,
/* 23347*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 23350*/ OPC_EmitInteger, MVT::i32, 0,
/* 23353*/ OPC_EmitInteger, MVT::i32, 0,
/* 23356*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17,
// Src: (xor:{ *:[i32] } i32:{ *:[i32] }:$z, (and:{ *:[i32] } i32:{ *:[i32] }:$x, (xor:{ *:[i32] } i32:{ *:[i32] }:$y, i32:{ *:[i32] }:$z))) - Complexity = 9
// Dst: (BFI_INT_eg:{ *:[i32] } ?:{ *:[i32] }:$x, ?:{ *:[i32] }:$y, ?:{ *:[i32] }:$z)
/* 23380*/ /*Scope*/ 105, /*->23486*/
/* 23381*/ OPC_CheckChild0Same, 0,
/* 23383*/ OPC_RecordChild1, // #2 = $y
/* 23384*/ OPC_MoveParent,
/* 23385*/ OPC_MoveParent,
/* 23386*/ OPC_CheckType, MVT::i32,
/* 23388*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 23390*/ OPC_EmitInteger, MVT::i32, 0,
/* 23393*/ OPC_EmitInteger, MVT::i32, 0,
/* 23396*/ OPC_EmitInteger, MVT::i32, 0,
/* 23399*/ OPC_EmitInteger, MVT::i32, 0,
/* 23402*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 23414*/ OPC_EmitInteger, MVT::i32, 0,
/* 23417*/ OPC_EmitInteger, MVT::i32, 0,
/* 23420*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 23432*/ OPC_EmitInteger, MVT::i32, 0,
/* 23435*/ OPC_EmitInteger, MVT::i32, 0,
/* 23438*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 23450*/ OPC_EmitInteger, MVT::i32, 1,
/* 23453*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 23456*/ OPC_EmitInteger, MVT::i32, 0,
/* 23459*/ OPC_EmitInteger, MVT::i32, 0,
/* 23462*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17,
// Src: (xor:{ *:[i32] } i32:{ *:[i32] }:$z, (and:{ *:[i32] } i32:{ *:[i32] }:$x, (xor:{ *:[i32] } i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$y))) - Complexity = 9
// Dst: (BFI_INT_eg:{ *:[i32] } ?:{ *:[i32] }:$x, ?:{ *:[i32] }:$y, ?:{ *:[i32] }:$z)
/* 23486*/ 0, /*End of Scope*/
/* 23487*/ /*Scope*/ 92|128,1/*220*/, /*->23709*/
/* 23489*/ OPC_MoveChild0,
/* 23490*/ OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/* 23493*/ OPC_Scope, 106, /*->23601*/ // 2 children in Scope
/* 23495*/ OPC_RecordChild0, // #1 = $y
/* 23496*/ OPC_CheckChild1Same, 0,
/* 23498*/ OPC_MoveParent,
/* 23499*/ OPC_RecordChild1, // #2 = $x
/* 23500*/ OPC_MoveParent,
/* 23501*/ OPC_CheckType, MVT::i32,
/* 23503*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 23505*/ OPC_EmitInteger, MVT::i32, 0,
/* 23508*/ OPC_EmitInteger, MVT::i32, 0,
/* 23511*/ OPC_EmitInteger, MVT::i32, 0,
/* 23514*/ OPC_EmitInteger, MVT::i32, 0,
/* 23517*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 23529*/ OPC_EmitInteger, MVT::i32, 0,
/* 23532*/ OPC_EmitInteger, MVT::i32, 0,
/* 23535*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 23547*/ OPC_EmitInteger, MVT::i32, 0,
/* 23550*/ OPC_EmitInteger, MVT::i32, 0,
/* 23553*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 23565*/ OPC_EmitInteger, MVT::i32, 1,
/* 23568*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 23571*/ OPC_EmitInteger, MVT::i32, 0,
/* 23574*/ OPC_EmitInteger, MVT::i32, 0,
/* 23577*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17,
// Src: (xor:{ *:[i32] } i32:{ *:[i32] }:$z, (and:{ *:[i32] } (xor:{ *:[i32] } i32:{ *:[i32] }:$y, i32:{ *:[i32] }:$z), i32:{ *:[i32] }:$x)) - Complexity = 9
// Dst: (BFI_INT_eg:{ *:[i32] } ?:{ *:[i32] }:$x, ?:{ *:[i32] }:$y, ?:{ *:[i32] }:$z)
/* 23601*/ /*Scope*/ 106, /*->23708*/
/* 23602*/ OPC_CheckChild0Same, 0,
/* 23604*/ OPC_RecordChild1, // #1 = $y
/* 23605*/ OPC_MoveParent,
/* 23606*/ OPC_RecordChild1, // #2 = $x
/* 23607*/ OPC_MoveParent,
/* 23608*/ OPC_CheckType, MVT::i32,
/* 23610*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 23612*/ OPC_EmitInteger, MVT::i32, 0,
/* 23615*/ OPC_EmitInteger, MVT::i32, 0,
/* 23618*/ OPC_EmitInteger, MVT::i32, 0,
/* 23621*/ OPC_EmitInteger, MVT::i32, 0,
/* 23624*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 23636*/ OPC_EmitInteger, MVT::i32, 0,
/* 23639*/ OPC_EmitInteger, MVT::i32, 0,
/* 23642*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 23654*/ OPC_EmitInteger, MVT::i32, 0,
/* 23657*/ OPC_EmitInteger, MVT::i32, 0,
/* 23660*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 23672*/ OPC_EmitInteger, MVT::i32, 1,
/* 23675*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 23678*/ OPC_EmitInteger, MVT::i32, 0,
/* 23681*/ OPC_EmitInteger, MVT::i32, 0,
/* 23684*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17,
// Src: (xor:{ *:[i32] } i32:{ *:[i32] }:$z, (and:{ *:[i32] } (xor:{ *:[i32] } i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$y), i32:{ *:[i32] }:$x)) - Complexity = 9
// Dst: (BFI_INT_eg:{ *:[i32] } ?:{ *:[i32] }:$x, ?:{ *:[i32] }:$y, ?:{ *:[i32] }:$z)
/* 23708*/ 0, /*End of Scope*/
/* 23709*/ 0, /*End of Scope*/
/* 23710*/ /*Scope*/ 56|128,3/*440*/, /*->24152*/
/* 23712*/ OPC_MoveChild0,
/* 23713*/ OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/* 23716*/ OPC_Scope, 87|128,1/*215*/, /*->23934*/ // 2 children in Scope
/* 23719*/ OPC_RecordChild0, // #0 = $x
/* 23720*/ OPC_MoveChild1,
/* 23721*/ OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/* 23724*/ OPC_RecordChild0, // #1 = $y
/* 23725*/ OPC_RecordChild1, // #2 = $z
/* 23726*/ OPC_MoveParent,
/* 23727*/ OPC_MoveParent,
/* 23728*/ OPC_CheckType, MVT::i32,
/* 23730*/ OPC_Scope, 100, /*->23832*/ // 2 children in Scope
/* 23732*/ OPC_CheckChild1Same, 2,
/* 23734*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 23736*/ OPC_EmitInteger, MVT::i32, 0,
/* 23739*/ OPC_EmitInteger, MVT::i32, 0,
/* 23742*/ OPC_EmitInteger, MVT::i32, 0,
/* 23745*/ OPC_EmitInteger, MVT::i32, 0,
/* 23748*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 23760*/ OPC_EmitInteger, MVT::i32, 0,
/* 23763*/ OPC_EmitInteger, MVT::i32, 0,
/* 23766*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 23778*/ OPC_EmitInteger, MVT::i32, 0,
/* 23781*/ OPC_EmitInteger, MVT::i32, 0,
/* 23784*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 23796*/ OPC_EmitInteger, MVT::i32, 1,
/* 23799*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 23802*/ OPC_EmitInteger, MVT::i32, 0,
/* 23805*/ OPC_EmitInteger, MVT::i32, 0,
/* 23808*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (xor:{ *:[i32] } (and:{ *:[i32] } i32:{ *:[i32] }:$x, (xor:{ *:[i32] } i32:{ *:[i32] }:$y, i32:{ *:[i32] }:$z)), i32:{ *:[i32] }:$z) - Complexity = 9
// Dst: (BFI_INT_eg:{ *:[i32] } ?:{ *:[i32] }:$x, ?:{ *:[i32] }:$y, ?:{ *:[i32] }:$z)
/* 23832*/ /*Scope*/ 100, /*->23933*/
/* 23833*/ OPC_CheckChild1Same, 1,
/* 23835*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 23837*/ OPC_EmitInteger, MVT::i32, 0,
/* 23840*/ OPC_EmitInteger, MVT::i32, 0,
/* 23843*/ OPC_EmitInteger, MVT::i32, 0,
/* 23846*/ OPC_EmitInteger, MVT::i32, 0,
/* 23849*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 23861*/ OPC_EmitInteger, MVT::i32, 0,
/* 23864*/ OPC_EmitInteger, MVT::i32, 0,
/* 23867*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 23879*/ OPC_EmitInteger, MVT::i32, 0,
/* 23882*/ OPC_EmitInteger, MVT::i32, 0,
/* 23885*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 23897*/ OPC_EmitInteger, MVT::i32, 1,
/* 23900*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 23903*/ OPC_EmitInteger, MVT::i32, 0,
/* 23906*/ OPC_EmitInteger, MVT::i32, 0,
/* 23909*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17,
// Src: (xor:{ *:[i32] } (and:{ *:[i32] } i32:{ *:[i32] }:$x, (xor:{ *:[i32] } i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$y)), i32:{ *:[i32] }:$z) - Complexity = 9
// Dst: (BFI_INT_eg:{ *:[i32] } ?:{ *:[i32] }:$x, ?:{ *:[i32] }:$y, ?:{ *:[i32] }:$z)
/* 23933*/ 0, /*End of Scope*/
/* 23934*/ /*Scope*/ 87|128,1/*215*/, /*->24151*/
/* 23936*/ OPC_MoveChild0,
/* 23937*/ OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/* 23940*/ OPC_RecordChild0, // #0 = $y
/* 23941*/ OPC_RecordChild1, // #1 = $z
/* 23942*/ OPC_MoveParent,
/* 23943*/ OPC_RecordChild1, // #2 = $x
/* 23944*/ OPC_MoveParent,
/* 23945*/ OPC_CheckType, MVT::i32,
/* 23947*/ OPC_Scope, 100, /*->24049*/ // 2 children in Scope
/* 23949*/ OPC_CheckChild1Same, 1,
/* 23951*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 23953*/ OPC_EmitInteger, MVT::i32, 0,
/* 23956*/ OPC_EmitInteger, MVT::i32, 0,
/* 23959*/ OPC_EmitInteger, MVT::i32, 0,
/* 23962*/ OPC_EmitInteger, MVT::i32, 0,
/* 23965*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 23977*/ OPC_EmitInteger, MVT::i32, 0,
/* 23980*/ OPC_EmitInteger, MVT::i32, 0,
/* 23983*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 23995*/ OPC_EmitInteger, MVT::i32, 0,
/* 23998*/ OPC_EmitInteger, MVT::i32, 0,
/* 24001*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 24013*/ OPC_EmitInteger, MVT::i32, 1,
/* 24016*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 24019*/ OPC_EmitInteger, MVT::i32, 0,
/* 24022*/ OPC_EmitInteger, MVT::i32, 0,
/* 24025*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 0, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17,
// Src: (xor:{ *:[i32] } (and:{ *:[i32] } (xor:{ *:[i32] } i32:{ *:[i32] }:$y, i32:{ *:[i32] }:$z), i32:{ *:[i32] }:$x), i32:{ *:[i32] }:$z) - Complexity = 9
// Dst: (BFI_INT_eg:{ *:[i32] } ?:{ *:[i32] }:$x, ?:{ *:[i32] }:$y, ?:{ *:[i32] }:$z)
/* 24049*/ /*Scope*/ 100, /*->24150*/
/* 24050*/ OPC_CheckChild1Same, 0,
/* 24052*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 24054*/ OPC_EmitInteger, MVT::i32, 0,
/* 24057*/ OPC_EmitInteger, MVT::i32, 0,
/* 24060*/ OPC_EmitInteger, MVT::i32, 0,
/* 24063*/ OPC_EmitInteger, MVT::i32, 0,
/* 24066*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 24078*/ OPC_EmitInteger, MVT::i32, 0,
/* 24081*/ OPC_EmitInteger, MVT::i32, 0,
/* 24084*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 24096*/ OPC_EmitInteger, MVT::i32, 0,
/* 24099*/ OPC_EmitInteger, MVT::i32, 0,
/* 24102*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 24114*/ OPC_EmitInteger, MVT::i32, 1,
/* 24117*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 24120*/ OPC_EmitInteger, MVT::i32, 0,
/* 24123*/ OPC_EmitInteger, MVT::i32, 0,
/* 24126*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17,
// Src: (xor:{ *:[i32] } (and:{ *:[i32] } (xor:{ *:[i32] } i32:{ *:[i32] }:$z, i32:{ *:[i32] }:$y), i32:{ *:[i32] }:$x), i32:{ *:[i32] }:$z) - Complexity = 9
// Dst: (BFI_INT_eg:{ *:[i32] } ?:{ *:[i32] }:$x, ?:{ *:[i32] }:$y, ?:{ *:[i32] }:$z)
/* 24150*/ 0, /*End of Scope*/
/* 24151*/ 0, /*End of Scope*/
/* 24152*/ /*Scope*/ 30|128,9/*1182*/, /*->25336*/
/* 24154*/ OPC_RecordChild0, // #0 = $z
/* 24155*/ OPC_MoveChild1,
/* 24156*/ OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/* 24159*/ OPC_Scope, 73|128,4/*585*/, /*->24747*/ // 2 children in Scope
/* 24162*/ OPC_RecordChild0, // #1 = $x
/* 24163*/ OPC_MoveChild1,
/* 24164*/ OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/* 24167*/ OPC_Scope, 31|128,2/*287*/, /*->24457*/ // 2 children in Scope
/* 24170*/ OPC_RecordChild0, // #2 = $y
/* 24171*/ OPC_CheckChild1Same, 0,
/* 24173*/ OPC_MoveParent,
/* 24174*/ OPC_MoveParent,
/* 24175*/ OPC_CheckType, MVT::i64,
/* 24177*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 24179*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 24182*/ OPC_EmitInteger, MVT::i32, 0,
/* 24185*/ OPC_EmitInteger, MVT::i32, 0,
/* 24188*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 24191*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 6, // Results = #7
/* 24199*/ OPC_EmitInteger, MVT::i32, 0,
/* 24202*/ OPC_EmitInteger, MVT::i32, 0,
/* 24205*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 24217*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 24220*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 11, // Results = #12
/* 24228*/ OPC_EmitInteger, MVT::i32, 0,
/* 24231*/ OPC_EmitInteger, MVT::i32, 0,
/* 24234*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 24246*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 24249*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 16, // Results = #17
/* 24257*/ OPC_EmitInteger, MVT::i32, 0,
/* 24260*/ OPC_EmitInteger, MVT::i32, 0,
/* 24263*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 24275*/ OPC_EmitInteger, MVT::i32, 1,
/* 24278*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 24281*/ OPC_EmitInteger, MVT::i32, 0,
/* 24284*/ OPC_EmitInteger, MVT::i32, 0,
/* 24287*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 7, 8, 9, 10, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, // Results = #25
/* 24311*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 24314*/ OPC_EmitInteger, MVT::i32, 0,
/* 24317*/ OPC_EmitInteger, MVT::i32, 0,
/* 24320*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 24323*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 29, // Results = #30
/* 24331*/ OPC_EmitInteger, MVT::i32, 0,
/* 24334*/ OPC_EmitInteger, MVT::i32, 0,
/* 24337*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 24349*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 24352*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 34, // Results = #35
/* 24360*/ OPC_EmitInteger, MVT::i32, 0,
/* 24363*/ OPC_EmitInteger, MVT::i32, 0,
/* 24366*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 24378*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 24381*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 39, // Results = #40
/* 24389*/ OPC_EmitInteger, MVT::i32, 0,
/* 24392*/ OPC_EmitInteger, MVT::i32, 0,
/* 24395*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 24407*/ OPC_EmitInteger, MVT::i32, 1,
/* 24410*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 24413*/ OPC_EmitInteger, MVT::i32, 0,
/* 24416*/ OPC_EmitInteger, MVT::i32, 0,
/* 24419*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 27, 28, 30, 31, 32, 33, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, // Results = #48
/* 24443*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 24446*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 25, 26, 48, 49,
// Src: (xor:{ *:[i64] } i64:{ *:[i64] }:$z, (and:{ *:[i64] } i64:{ *:[i64] }:$x, (xor:{ *:[i64] } i64:{ *:[i64] }:$y, i64:{ *:[i64] }:$z))) - Complexity = 9
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 24457*/ /*Scope*/ 31|128,2/*287*/, /*->24746*/
/* 24459*/ OPC_CheckChild0Same, 0,
/* 24461*/ OPC_RecordChild1, // #2 = $y
/* 24462*/ OPC_MoveParent,
/* 24463*/ OPC_MoveParent,
/* 24464*/ OPC_CheckType, MVT::i64,
/* 24466*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 24468*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 24471*/ OPC_EmitInteger, MVT::i32, 0,
/* 24474*/ OPC_EmitInteger, MVT::i32, 0,
/* 24477*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 24480*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 6, // Results = #7
/* 24488*/ OPC_EmitInteger, MVT::i32, 0,
/* 24491*/ OPC_EmitInteger, MVT::i32, 0,
/* 24494*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 24506*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 24509*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 11, // Results = #12
/* 24517*/ OPC_EmitInteger, MVT::i32, 0,
/* 24520*/ OPC_EmitInteger, MVT::i32, 0,
/* 24523*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 24535*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 24538*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 16, // Results = #17
/* 24546*/ OPC_EmitInteger, MVT::i32, 0,
/* 24549*/ OPC_EmitInteger, MVT::i32, 0,
/* 24552*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 24564*/ OPC_EmitInteger, MVT::i32, 1,
/* 24567*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 24570*/ OPC_EmitInteger, MVT::i32, 0,
/* 24573*/ OPC_EmitInteger, MVT::i32, 0,
/* 24576*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 7, 8, 9, 10, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, // Results = #25
/* 24600*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 24603*/ OPC_EmitInteger, MVT::i32, 0,
/* 24606*/ OPC_EmitInteger, MVT::i32, 0,
/* 24609*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 24612*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 29, // Results = #30
/* 24620*/ OPC_EmitInteger, MVT::i32, 0,
/* 24623*/ OPC_EmitInteger, MVT::i32, 0,
/* 24626*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 24638*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 24641*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 34, // Results = #35
/* 24649*/ OPC_EmitInteger, MVT::i32, 0,
/* 24652*/ OPC_EmitInteger, MVT::i32, 0,
/* 24655*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 24667*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 24670*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 39, // Results = #40
/* 24678*/ OPC_EmitInteger, MVT::i32, 0,
/* 24681*/ OPC_EmitInteger, MVT::i32, 0,
/* 24684*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 24696*/ OPC_EmitInteger, MVT::i32, 1,
/* 24699*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 24702*/ OPC_EmitInteger, MVT::i32, 0,
/* 24705*/ OPC_EmitInteger, MVT::i32, 0,
/* 24708*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 27, 28, 30, 31, 32, 33, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, // Results = #48
/* 24732*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 24735*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 25, 26, 48, 49,
// Src: (xor:{ *:[i64] } i64:{ *:[i64] }:$z, (and:{ *:[i64] } i64:{ *:[i64] }:$x, (xor:{ *:[i64] } i64:{ *:[i64] }:$z, i64:{ *:[i64] }:$y))) - Complexity = 9
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 24746*/ 0, /*End of Scope*/
/* 24747*/ /*Scope*/ 74|128,4/*586*/, /*->25335*/
/* 24749*/ OPC_MoveChild0,
/* 24750*/ OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/* 24753*/ OPC_Scope, 32|128,2/*288*/, /*->25044*/ // 2 children in Scope
/* 24756*/ OPC_RecordChild0, // #1 = $y
/* 24757*/ OPC_CheckChild1Same, 0,
/* 24759*/ OPC_MoveParent,
/* 24760*/ OPC_RecordChild1, // #2 = $x
/* 24761*/ OPC_MoveParent,
/* 24762*/ OPC_CheckType, MVT::i64,
/* 24764*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 24766*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 24769*/ OPC_EmitInteger, MVT::i32, 0,
/* 24772*/ OPC_EmitInteger, MVT::i32, 0,
/* 24775*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 24778*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 6, // Results = #7
/* 24786*/ OPC_EmitInteger, MVT::i32, 0,
/* 24789*/ OPC_EmitInteger, MVT::i32, 0,
/* 24792*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 24804*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 24807*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 11, // Results = #12
/* 24815*/ OPC_EmitInteger, MVT::i32, 0,
/* 24818*/ OPC_EmitInteger, MVT::i32, 0,
/* 24821*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 24833*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 24836*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 16, // Results = #17
/* 24844*/ OPC_EmitInteger, MVT::i32, 0,
/* 24847*/ OPC_EmitInteger, MVT::i32, 0,
/* 24850*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 24862*/ OPC_EmitInteger, MVT::i32, 1,
/* 24865*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 24868*/ OPC_EmitInteger, MVT::i32, 0,
/* 24871*/ OPC_EmitInteger, MVT::i32, 0,
/* 24874*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 7, 8, 9, 10, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, // Results = #25
/* 24898*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 24901*/ OPC_EmitInteger, MVT::i32, 0,
/* 24904*/ OPC_EmitInteger, MVT::i32, 0,
/* 24907*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 24910*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 29, // Results = #30
/* 24918*/ OPC_EmitInteger, MVT::i32, 0,
/* 24921*/ OPC_EmitInteger, MVT::i32, 0,
/* 24924*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 24936*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 24939*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 34, // Results = #35
/* 24947*/ OPC_EmitInteger, MVT::i32, 0,
/* 24950*/ OPC_EmitInteger, MVT::i32, 0,
/* 24953*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 24965*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 24968*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 39, // Results = #40
/* 24976*/ OPC_EmitInteger, MVT::i32, 0,
/* 24979*/ OPC_EmitInteger, MVT::i32, 0,
/* 24982*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 24994*/ OPC_EmitInteger, MVT::i32, 1,
/* 24997*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 25000*/ OPC_EmitInteger, MVT::i32, 0,
/* 25003*/ OPC_EmitInteger, MVT::i32, 0,
/* 25006*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 27, 28, 30, 31, 32, 33, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, // Results = #48
/* 25030*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 25033*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 25, 26, 48, 49,
// Src: (xor:{ *:[i64] } i64:{ *:[i64] }:$z, (and:{ *:[i64] } (xor:{ *:[i64] } i64:{ *:[i64] }:$y, i64:{ *:[i64] }:$z), i64:{ *:[i64] }:$x)) - Complexity = 9
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 25044*/ /*Scope*/ 32|128,2/*288*/, /*->25334*/
/* 25046*/ OPC_CheckChild0Same, 0,
/* 25048*/ OPC_RecordChild1, // #1 = $y
/* 25049*/ OPC_MoveParent,
/* 25050*/ OPC_RecordChild1, // #2 = $x
/* 25051*/ OPC_MoveParent,
/* 25052*/ OPC_CheckType, MVT::i64,
/* 25054*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 25056*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 25059*/ OPC_EmitInteger, MVT::i32, 0,
/* 25062*/ OPC_EmitInteger, MVT::i32, 0,
/* 25065*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 25068*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 6, // Results = #7
/* 25076*/ OPC_EmitInteger, MVT::i32, 0,
/* 25079*/ OPC_EmitInteger, MVT::i32, 0,
/* 25082*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 25094*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 25097*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 11, // Results = #12
/* 25105*/ OPC_EmitInteger, MVT::i32, 0,
/* 25108*/ OPC_EmitInteger, MVT::i32, 0,
/* 25111*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 25123*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 25126*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 16, // Results = #17
/* 25134*/ OPC_EmitInteger, MVT::i32, 0,
/* 25137*/ OPC_EmitInteger, MVT::i32, 0,
/* 25140*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 25152*/ OPC_EmitInteger, MVT::i32, 1,
/* 25155*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 25158*/ OPC_EmitInteger, MVT::i32, 0,
/* 25161*/ OPC_EmitInteger, MVT::i32, 0,
/* 25164*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 7, 8, 9, 10, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, // Results = #25
/* 25188*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 25191*/ OPC_EmitInteger, MVT::i32, 0,
/* 25194*/ OPC_EmitInteger, MVT::i32, 0,
/* 25197*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 25200*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 29, // Results = #30
/* 25208*/ OPC_EmitInteger, MVT::i32, 0,
/* 25211*/ OPC_EmitInteger, MVT::i32, 0,
/* 25214*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 25226*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 25229*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 34, // Results = #35
/* 25237*/ OPC_EmitInteger, MVT::i32, 0,
/* 25240*/ OPC_EmitInteger, MVT::i32, 0,
/* 25243*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 25255*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 25258*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 39, // Results = #40
/* 25266*/ OPC_EmitInteger, MVT::i32, 0,
/* 25269*/ OPC_EmitInteger, MVT::i32, 0,
/* 25272*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 25284*/ OPC_EmitInteger, MVT::i32, 1,
/* 25287*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 25290*/ OPC_EmitInteger, MVT::i32, 0,
/* 25293*/ OPC_EmitInteger, MVT::i32, 0,
/* 25296*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 27, 28, 30, 31, 32, 33, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, // Results = #48
/* 25320*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 25323*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 25, 26, 48, 49,
// Src: (xor:{ *:[i64] } i64:{ *:[i64] }:$z, (and:{ *:[i64] } (xor:{ *:[i64] } i64:{ *:[i64] }:$z, i64:{ *:[i64] }:$y), i64:{ *:[i64] }:$x)) - Complexity = 9
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 25334*/ 0, /*End of Scope*/
/* 25335*/ 0, /*End of Scope*/
/* 25336*/ /*Scope*/ 20|128,9/*1172*/, /*->26510*/
/* 25338*/ OPC_MoveChild0,
/* 25339*/ OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/* 25342*/ OPC_Scope, 69|128,4/*581*/, /*->25926*/ // 2 children in Scope
/* 25345*/ OPC_RecordChild0, // #0 = $x
/* 25346*/ OPC_MoveChild1,
/* 25347*/ OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/* 25350*/ OPC_RecordChild0, // #1 = $y
/* 25351*/ OPC_RecordChild1, // #2 = $z
/* 25352*/ OPC_MoveParent,
/* 25353*/ OPC_MoveParent,
/* 25354*/ OPC_CheckType, MVT::i64,
/* 25356*/ OPC_Scope, 26|128,2/*282*/, /*->25641*/ // 2 children in Scope
/* 25359*/ OPC_CheckChild1Same, 2,
/* 25361*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 25363*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 25366*/ OPC_EmitInteger, MVT::i32, 0,
/* 25369*/ OPC_EmitInteger, MVT::i32, 0,
/* 25372*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 25375*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 6, // Results = #7
/* 25383*/ OPC_EmitInteger, MVT::i32, 0,
/* 25386*/ OPC_EmitInteger, MVT::i32, 0,
/* 25389*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 25401*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 25404*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 11, // Results = #12
/* 25412*/ OPC_EmitInteger, MVT::i32, 0,
/* 25415*/ OPC_EmitInteger, MVT::i32, 0,
/* 25418*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 25430*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 25433*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 16, // Results = #17
/* 25441*/ OPC_EmitInteger, MVT::i32, 0,
/* 25444*/ OPC_EmitInteger, MVT::i32, 0,
/* 25447*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 25459*/ OPC_EmitInteger, MVT::i32, 1,
/* 25462*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 25465*/ OPC_EmitInteger, MVT::i32, 0,
/* 25468*/ OPC_EmitInteger, MVT::i32, 0,
/* 25471*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 7, 8, 9, 10, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, // Results = #25
/* 25495*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 25498*/ OPC_EmitInteger, MVT::i32, 0,
/* 25501*/ OPC_EmitInteger, MVT::i32, 0,
/* 25504*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 25507*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 29, // Results = #30
/* 25515*/ OPC_EmitInteger, MVT::i32, 0,
/* 25518*/ OPC_EmitInteger, MVT::i32, 0,
/* 25521*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 25533*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 25536*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 34, // Results = #35
/* 25544*/ OPC_EmitInteger, MVT::i32, 0,
/* 25547*/ OPC_EmitInteger, MVT::i32, 0,
/* 25550*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 25562*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 25565*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 39, // Results = #40
/* 25573*/ OPC_EmitInteger, MVT::i32, 0,
/* 25576*/ OPC_EmitInteger, MVT::i32, 0,
/* 25579*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 25591*/ OPC_EmitInteger, MVT::i32, 1,
/* 25594*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 25597*/ OPC_EmitInteger, MVT::i32, 0,
/* 25600*/ OPC_EmitInteger, MVT::i32, 0,
/* 25603*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 27, 28, 30, 31, 32, 33, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, // Results = #48
/* 25627*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 25630*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 25, 26, 48, 49,
// Src: (xor:{ *:[i64] } (and:{ *:[i64] } i64:{ *:[i64] }:$x, (xor:{ *:[i64] } i64:{ *:[i64] }:$y, i64:{ *:[i64] }:$z)), i64:{ *:[i64] }:$z) - Complexity = 9
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 25641*/ /*Scope*/ 26|128,2/*282*/, /*->25925*/
/* 25643*/ OPC_CheckChild1Same, 1,
/* 25645*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 25647*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 25650*/ OPC_EmitInteger, MVT::i32, 0,
/* 25653*/ OPC_EmitInteger, MVT::i32, 0,
/* 25656*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 25659*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 6, // Results = #7
/* 25667*/ OPC_EmitInteger, MVT::i32, 0,
/* 25670*/ OPC_EmitInteger, MVT::i32, 0,
/* 25673*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 25685*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 25688*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 11, // Results = #12
/* 25696*/ OPC_EmitInteger, MVT::i32, 0,
/* 25699*/ OPC_EmitInteger, MVT::i32, 0,
/* 25702*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 25714*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 25717*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 16, // Results = #17
/* 25725*/ OPC_EmitInteger, MVT::i32, 0,
/* 25728*/ OPC_EmitInteger, MVT::i32, 0,
/* 25731*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 25743*/ OPC_EmitInteger, MVT::i32, 1,
/* 25746*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 25749*/ OPC_EmitInteger, MVT::i32, 0,
/* 25752*/ OPC_EmitInteger, MVT::i32, 0,
/* 25755*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 7, 8, 9, 10, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, // Results = #25
/* 25779*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 25782*/ OPC_EmitInteger, MVT::i32, 0,
/* 25785*/ OPC_EmitInteger, MVT::i32, 0,
/* 25788*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 25791*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 29, // Results = #30
/* 25799*/ OPC_EmitInteger, MVT::i32, 0,
/* 25802*/ OPC_EmitInteger, MVT::i32, 0,
/* 25805*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 25817*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 25820*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 34, // Results = #35
/* 25828*/ OPC_EmitInteger, MVT::i32, 0,
/* 25831*/ OPC_EmitInteger, MVT::i32, 0,
/* 25834*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 25846*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 25849*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 39, // Results = #40
/* 25857*/ OPC_EmitInteger, MVT::i32, 0,
/* 25860*/ OPC_EmitInteger, MVT::i32, 0,
/* 25863*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 25875*/ OPC_EmitInteger, MVT::i32, 1,
/* 25878*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 25881*/ OPC_EmitInteger, MVT::i32, 0,
/* 25884*/ OPC_EmitInteger, MVT::i32, 0,
/* 25887*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 27, 28, 30, 31, 32, 33, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, // Results = #48
/* 25911*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 25914*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 25, 26, 48, 49,
// Src: (xor:{ *:[i64] } (and:{ *:[i64] } i64:{ *:[i64] }:$x, (xor:{ *:[i64] } i64:{ *:[i64] }:$z, i64:{ *:[i64] }:$y)), i64:{ *:[i64] }:$z) - Complexity = 9
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 25925*/ 0, /*End of Scope*/
/* 25926*/ /*Scope*/ 69|128,4/*581*/, /*->26509*/
/* 25928*/ OPC_MoveChild0,
/* 25929*/ OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/* 25932*/ OPC_RecordChild0, // #0 = $y
/* 25933*/ OPC_RecordChild1, // #1 = $z
/* 25934*/ OPC_MoveParent,
/* 25935*/ OPC_RecordChild1, // #2 = $x
/* 25936*/ OPC_MoveParent,
/* 25937*/ OPC_CheckType, MVT::i64,
/* 25939*/ OPC_Scope, 26|128,2/*282*/, /*->26224*/ // 2 children in Scope
/* 25942*/ OPC_CheckChild1Same, 1,
/* 25944*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 25946*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 25949*/ OPC_EmitInteger, MVT::i32, 0,
/* 25952*/ OPC_EmitInteger, MVT::i32, 0,
/* 25955*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 25958*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 6, // Results = #7
/* 25966*/ OPC_EmitInteger, MVT::i32, 0,
/* 25969*/ OPC_EmitInteger, MVT::i32, 0,
/* 25972*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 25984*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 25987*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 11, // Results = #12
/* 25995*/ OPC_EmitInteger, MVT::i32, 0,
/* 25998*/ OPC_EmitInteger, MVT::i32, 0,
/* 26001*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 26013*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 26016*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 16, // Results = #17
/* 26024*/ OPC_EmitInteger, MVT::i32, 0,
/* 26027*/ OPC_EmitInteger, MVT::i32, 0,
/* 26030*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 26042*/ OPC_EmitInteger, MVT::i32, 1,
/* 26045*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 26048*/ OPC_EmitInteger, MVT::i32, 0,
/* 26051*/ OPC_EmitInteger, MVT::i32, 0,
/* 26054*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 7, 8, 9, 10, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, // Results = #25
/* 26078*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 26081*/ OPC_EmitInteger, MVT::i32, 0,
/* 26084*/ OPC_EmitInteger, MVT::i32, 0,
/* 26087*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 26090*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 29, // Results = #30
/* 26098*/ OPC_EmitInteger, MVT::i32, 0,
/* 26101*/ OPC_EmitInteger, MVT::i32, 0,
/* 26104*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 26116*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 26119*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 34, // Results = #35
/* 26127*/ OPC_EmitInteger, MVT::i32, 0,
/* 26130*/ OPC_EmitInteger, MVT::i32, 0,
/* 26133*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 26145*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 26148*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 39, // Results = #40
/* 26156*/ OPC_EmitInteger, MVT::i32, 0,
/* 26159*/ OPC_EmitInteger, MVT::i32, 0,
/* 26162*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 26174*/ OPC_EmitInteger, MVT::i32, 1,
/* 26177*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 26180*/ OPC_EmitInteger, MVT::i32, 0,
/* 26183*/ OPC_EmitInteger, MVT::i32, 0,
/* 26186*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 27, 28, 30, 31, 32, 33, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, // Results = #48
/* 26210*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 26213*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 25, 26, 48, 49,
// Src: (xor:{ *:[i64] } (and:{ *:[i64] } (xor:{ *:[i64] } i64:{ *:[i64] }:$y, i64:{ *:[i64] }:$z), i64:{ *:[i64] }:$x), i64:{ *:[i64] }:$z) - Complexity = 9
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 26224*/ /*Scope*/ 26|128,2/*282*/, /*->26508*/
/* 26226*/ OPC_CheckChild1Same, 0,
/* 26228*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 26230*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 26233*/ OPC_EmitInteger, MVT::i32, 0,
/* 26236*/ OPC_EmitInteger, MVT::i32, 0,
/* 26239*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 26242*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 6, // Results = #7
/* 26250*/ OPC_EmitInteger, MVT::i32, 0,
/* 26253*/ OPC_EmitInteger, MVT::i32, 0,
/* 26256*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 26268*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 26271*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 11, // Results = #12
/* 26279*/ OPC_EmitInteger, MVT::i32, 0,
/* 26282*/ OPC_EmitInteger, MVT::i32, 0,
/* 26285*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 26297*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 26300*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 16, // Results = #17
/* 26308*/ OPC_EmitInteger, MVT::i32, 0,
/* 26311*/ OPC_EmitInteger, MVT::i32, 0,
/* 26314*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 26326*/ OPC_EmitInteger, MVT::i32, 1,
/* 26329*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 26332*/ OPC_EmitInteger, MVT::i32, 0,
/* 26335*/ OPC_EmitInteger, MVT::i32, 0,
/* 26338*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 4, 5, 7, 8, 9, 10, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, // Results = #25
/* 26362*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 26365*/ OPC_EmitInteger, MVT::i32, 0,
/* 26368*/ OPC_EmitInteger, MVT::i32, 0,
/* 26371*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 26374*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 2, 29, // Results = #30
/* 26382*/ OPC_EmitInteger, MVT::i32, 0,
/* 26385*/ OPC_EmitInteger, MVT::i32, 0,
/* 26388*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 26400*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 26403*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 34, // Results = #35
/* 26411*/ OPC_EmitInteger, MVT::i32, 0,
/* 26414*/ OPC_EmitInteger, MVT::i32, 0,
/* 26417*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 26429*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 26432*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 39, // Results = #40
/* 26440*/ OPC_EmitInteger, MVT::i32, 0,
/* 26443*/ OPC_EmitInteger, MVT::i32, 0,
/* 26446*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 26458*/ OPC_EmitInteger, MVT::i32, 1,
/* 26461*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 26464*/ OPC_EmitInteger, MVT::i32, 0,
/* 26467*/ OPC_EmitInteger, MVT::i32, 0,
/* 26470*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 27, 28, 30, 31, 32, 33, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, // Results = #48
/* 26494*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 26497*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::i64, 5/*#Ops*/, 3, 25, 26, 48, 49,
// Src: (xor:{ *:[i64] } (and:{ *:[i64] } (xor:{ *:[i64] } i64:{ *:[i64] }:$z, i64:{ *:[i64] }:$y), i64:{ *:[i64] }:$x), i64:{ *:[i64] }:$z) - Complexity = 9
// Dst: (REG_SEQUENCE:{ *:[i64] } R600_Reg64:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub0:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub0:{ *:[i32] })), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$x, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$y, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[i64] }:$z, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 26508*/ 0, /*End of Scope*/
/* 26509*/ 0, /*End of Scope*/
/* 26510*/ /*Scope*/ 57|128,1/*185*/, /*->26697*/
/* 26512*/ OPC_RecordChild0, // #0 = $src0
/* 26513*/ OPC_CheckType, MVT::i32,
/* 26515*/ OPC_Scope, 77, /*->26594*/ // 2 children in Scope
/* 26517*/ OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 26528*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 26530*/ OPC_EmitInteger, MVT::i32, 1,
/* 26533*/ OPC_EmitInteger, MVT::i32, 0,
/* 26536*/ OPC_EmitInteger, MVT::i32, 0,
/* 26539*/ OPC_EmitInteger, MVT::i32, 0,
/* 26542*/ OPC_EmitInteger, MVT::i32, 0,
/* 26545*/ OPC_EmitInteger, MVT::i32, 0,
/* 26548*/ OPC_EmitInteger, MVT::i32, 0,
/* 26551*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 26563*/ OPC_EmitInteger, MVT::i32, 1,
/* 26566*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 26569*/ OPC_EmitInteger, MVT::i32, 0,
/* 26572*/ OPC_EmitInteger, MVT::i32, 0,
/* 26575*/ OPC_MorphNodeTo1, TARGET_VAL(R600::NOT_INT), 0,
MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (xor:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, -1:{ *:[i32] }) - Complexity = 8
// Dst: (NOT_INT:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0)
/* 26594*/ /*Scope*/ 101, /*->26696*/
/* 26595*/ OPC_RecordChild1, // #1 = $src1
/* 26596*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 26598*/ OPC_EmitInteger, MVT::i32, 0,
/* 26601*/ OPC_EmitInteger, MVT::i32, 0,
/* 26604*/ OPC_EmitInteger, MVT::i32, 1,
/* 26607*/ OPC_EmitInteger, MVT::i32, 0,
/* 26610*/ OPC_EmitInteger, MVT::i32, 0,
/* 26613*/ OPC_EmitInteger, MVT::i32, 0,
/* 26616*/ OPC_EmitInteger, MVT::i32, 0,
/* 26619*/ OPC_EmitInteger, MVT::i32, 0,
/* 26622*/ OPC_EmitInteger, MVT::i32, 0,
/* 26625*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 26637*/ OPC_EmitInteger, MVT::i32, 0,
/* 26640*/ OPC_EmitInteger, MVT::i32, 0,
/* 26643*/ OPC_EmitInteger, MVT::i32, 0,
/* 26646*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 26658*/ OPC_EmitInteger, MVT::i32, 1,
/* 26661*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 26664*/ OPC_EmitInteger, MVT::i32, 0,
/* 26667*/ OPC_EmitInteger, MVT::i32, 0,
/* 26670*/ OPC_MorphNodeTo1, TARGET_VAL(R600::XOR_INT), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (xor:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (XOR_INT:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 26696*/ 0, /*End of Scope*/
/* 26697*/ 0, /*End of Scope*/
/* 26698*/ /*SwitchOpcode*/ 45, TARGET_VAL(AMDGPUISD::CONST_ADDRESS),// ->26746
/* 26701*/ OPC_RecordChild0, // #0 = $src
/* 26702*/ OPC_CheckChild0Type, MVT::i32,
/* 26704*/ OPC_Scope, 12, /*->26718*/ // 2 children in Scope
/* 26706*/ OPC_CheckType, MVT::i32,
/* 26708*/ OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectGlobalValueConstantOffset:$src #1
/* 26711*/ OPC_MorphNodeTo1, TARGET_VAL(R600::CONST_COPY), 0|OPFL_Variadic1,
MVT::i32, 1/*#Ops*/, 1,
// Src: (CONST_ADDRESS:{ *:[i32] } ADDRGA_CONST_OFFSET:{ *:[i32] }:$src) - Complexity = 9
// Dst: (CONST_COPY:{ *:[i32] } ADDRGA_CONST_OFFSET:{ *:[i32] }:$src)
/* 26718*/ /*Scope*/ 26, /*->26745*/
/* 26719*/ OPC_RecordChild1, // #1 = $buffer_id
/* 26720*/ OPC_MoveChild1,
/* 26721*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 26724*/ OPC_CheckType, MVT::i32,
/* 26726*/ OPC_MoveParent,
/* 26727*/ OPC_CheckType, MVT::v4i32,
/* 26729*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 26731*/ OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/* 26734*/ OPC_EmitConvertToTarget, 1,
/* 26736*/ OPC_MorphNodeTo1, TARGET_VAL(R600::TEX_VTX_CONSTBUF), 0|OPFL_Variadic2,
MVT::v4i32, 3/*#Ops*/, 2, 3, 4,
// Src: (CONST_ADDRESS:{ *:[v4i32] } ADDRGA_VAR_OFFSET:{ *:[i32] }:$ptr, (imm:{ *:[i32] }):$buffer_id) - Complexity = 15
// Dst: (TEX_VTX_CONSTBUF:{ *:[v4i32] } ADDRGA_VAR_OFFSET:{ *:[i32] }:$ptr, (imm:{ *:[i32] }):$buffer_id)
/* 26745*/ 0, /*End of Scope*/
/* 26746*/ /*SwitchOpcode*/ 125|128,1/*253*/, TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->27003
/* 26750*/ OPC_RecordMemRef,
/* 26751*/ OPC_RecordNode, // #0 = 'atomic_load_add' chained node
/* 26752*/ OPC_RecordChild1, // #1 = $ptr
/* 26753*/ OPC_CheckChild1Type, MVT::i32,
/* 26755*/ OPC_CheckType, MVT::i32,
/* 26757*/ OPC_Scope, 63, /*->26822*/ // 3 children in Scope
/* 26759*/ OPC_CheckChild2Integer, 1,
/* 26761*/ OPC_CheckPredicate, 23, // Predicate_atomic_load_add_global_noret_32
/* 26763*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 26765*/ OPC_EmitMergeInputChains1_0,
/* 26766*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
MVT::v4i32, 0/*#Ops*/, // Results = #2
/* 26772*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 26784*/ OPC_EmitNode1, TARGET_VAL(R600::MOV_IMM_I32), 0,
MVT::i32, 1/*#Ops*/, 3, // Results = #4
/* 26791*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 26794*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v4i32, 3/*#Ops*/, 2, 4, 5, // Results = #6
/* 26803*/ OPC_EmitNode1, TARGET_VAL(R600::RAT_ATOMIC_INC_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v4i32, 2/*#Ops*/, 6, 1, // Results = #7
/* 26811*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 26814*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
MVT::i32, 2/*#Ops*/, 7, 8,
// Src: (atomic_load_add:{ *:[i32] } i32:{ *:[i32] }:$ptr, 1:{ *:[i32] })<<P:Predicate_atomic_load_add_global_noret_32>> - Complexity = 9
// Dst: (EXTRACT_SUBREG:{ *:[i32] } (RAT_ATOMIC_INC_UINT_NORET:{ *:[v4i32] } (INSERT_SUBREG:{ *:[v4i32] } (IMPLICIT_DEF:{ *:[v4i32] }), (MOV_IMM_I32:{ *:[i32] } -1:{ *:[i32] }), sub0:{ *:[i32] }), ?:{ *:[i32] }:$ptr), sub1:{ *:[i32] })
/* 26822*/ /*Scope*/ 72, /*->26895*/
/* 26823*/ OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 26834*/ OPC_CheckPredicate, 23, // Predicate_atomic_load_add_global_noret_32
/* 26836*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 26838*/ OPC_EmitMergeInputChains1_0,
/* 26839*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
MVT::v4i32, 0/*#Ops*/, // Results = #2
/* 26845*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 26857*/ OPC_EmitNode1, TARGET_VAL(R600::MOV_IMM_I32), 0,
MVT::i32, 1/*#Ops*/, 3, // Results = #4
/* 26864*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 26867*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v4i32, 3/*#Ops*/, 2, 4, 5, // Results = #6
/* 26876*/ OPC_EmitNode1, TARGET_VAL(R600::RAT_ATOMIC_DEC_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v4i32, 2/*#Ops*/, 6, 1, // Results = #7
/* 26884*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 26887*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
MVT::i32, 2/*#Ops*/, 7, 8,
// Src: (atomic_load_add:{ *:[i32] } i32:{ *:[i32] }:$ptr, -1:{ *:[i32] })<<P:Predicate_atomic_load_add_global_noret_32>> - Complexity = 9
// Dst: (EXTRACT_SUBREG:{ *:[i32] } (RAT_ATOMIC_DEC_UINT_NORET:{ *:[v4i32] } (INSERT_SUBREG:{ *:[v4i32] } (IMPLICIT_DEF:{ *:[v4i32] }), (MOV_IMM_I32:{ *:[i32] } -1:{ *:[i32] }), sub0:{ *:[i32] }), ?:{ *:[i32] }:$ptr), sub1:{ *:[i32] })
/* 26895*/ /*Scope*/ 106, /*->27002*/
/* 26896*/ OPC_RecordChild2, // #2 = $data
/* 26897*/ OPC_Scope, 42, /*->26941*/ // 2 children in Scope
/* 26899*/ OPC_CheckPredicate, 23, // Predicate_atomic_load_add_global_noret_32
/* 26901*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 26903*/ OPC_EmitMergeInputChains1_0,
/* 26904*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
MVT::v4i32, 0/*#Ops*/, // Results = #3
/* 26910*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 26913*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v4i32, 3/*#Ops*/, 3, 2, 4, // Results = #5
/* 26922*/ OPC_EmitNode1, TARGET_VAL(R600::RAT_ATOMIC_ADD_NORET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v4i32, 2/*#Ops*/, 5, 1, // Results = #6
/* 26930*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 26933*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
MVT::i32, 2/*#Ops*/, 6, 7,
// Src: (atomic_load_add:{ *:[i32] } i32:{ *:[i32] }:$ptr, i32:{ *:[i32] }:$data)<<P:Predicate_atomic_load_add_global_noret_32>> - Complexity = 4
// Dst: (EXTRACT_SUBREG:{ *:[i32] } (RAT_ATOMIC_ADD_NORET:{ *:[v4i32] } (INSERT_SUBREG:{ *:[v4i32] } (IMPLICIT_DEF:{ *:[v4i32] }), ?:{ *:[i32] }:$data, sub0:{ *:[i32] }), ?:{ *:[i32] }:$ptr), sub1:{ *:[i32] })
/* 26941*/ /*Scope*/ 59, /*->27001*/
/* 26942*/ OPC_CheckPredicate, 24, // Predicate_atomic_load_add_local_32
/* 26944*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 26946*/ OPC_EmitMergeInputChains1_0,
/* 26947*/ OPC_EmitInteger, MVT::i32, 0,
/* 26950*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 26962*/ OPC_EmitInteger, MVT::i32, 0,
/* 26965*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 26977*/ OPC_EmitInteger, MVT::i32, 1,
/* 26980*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 26983*/ OPC_EmitInteger, MVT::i32, 0,
/* 26986*/ OPC_MorphNodeTo1, TARGET_VAL(R600::LDS_ADD_RET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9,
// Src: (atomic_load_add:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)<<P:Predicate_atomic_load_add_local_32>> - Complexity = 4
// Dst: (LDS_ADD_RET:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)
/* 27001*/ 0, /*End of Scope*/
/* 27002*/ 0, /*End of Scope*/
/* 27003*/ /*SwitchOpcode*/ 125|128,1/*253*/, TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->27260
/* 27007*/ OPC_RecordMemRef,
/* 27008*/ OPC_RecordNode, // #0 = 'atomic_load_sub' chained node
/* 27009*/ OPC_RecordChild1, // #1 = $ptr
/* 27010*/ OPC_CheckChild1Type, MVT::i32,
/* 27012*/ OPC_CheckType, MVT::i32,
/* 27014*/ OPC_Scope, 72, /*->27088*/ // 3 children in Scope
/* 27016*/ OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 27027*/ OPC_CheckPredicate, 23, // Predicate_atomic_load_sub_global_noret_32
/* 27029*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 27031*/ OPC_EmitMergeInputChains1_0,
/* 27032*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
MVT::v4i32, 0/*#Ops*/, // Results = #2
/* 27038*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 27050*/ OPC_EmitNode1, TARGET_VAL(R600::MOV_IMM_I32), 0,
MVT::i32, 1/*#Ops*/, 3, // Results = #4
/* 27057*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 27060*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v4i32, 3/*#Ops*/, 2, 4, 5, // Results = #6
/* 27069*/ OPC_EmitNode1, TARGET_VAL(R600::RAT_ATOMIC_INC_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v4i32, 2/*#Ops*/, 6, 1, // Results = #7
/* 27077*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 27080*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
MVT::i32, 2/*#Ops*/, 7, 8,
// Src: (atomic_load_sub:{ *:[i32] } i32:{ *:[i32] }:$ptr, -1:{ *:[i32] })<<P:Predicate_atomic_load_sub_global_noret_32>> - Complexity = 9
// Dst: (EXTRACT_SUBREG:{ *:[i32] } (RAT_ATOMIC_INC_UINT_NORET:{ *:[v4i32] } (INSERT_SUBREG:{ *:[v4i32] } (IMPLICIT_DEF:{ *:[v4i32] }), (MOV_IMM_I32:{ *:[i32] } -1:{ *:[i32] }), sub0:{ *:[i32] }), ?:{ *:[i32] }:$ptr), sub1:{ *:[i32] })
/* 27088*/ /*Scope*/ 63, /*->27152*/
/* 27089*/ OPC_CheckChild2Integer, 1,
/* 27091*/ OPC_CheckPredicate, 23, // Predicate_atomic_load_sub_global_noret_32
/* 27093*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 27095*/ OPC_EmitMergeInputChains1_0,
/* 27096*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
MVT::v4i32, 0/*#Ops*/, // Results = #2
/* 27102*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 27114*/ OPC_EmitNode1, TARGET_VAL(R600::MOV_IMM_I32), 0,
MVT::i32, 1/*#Ops*/, 3, // Results = #4
/* 27121*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 27124*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v4i32, 3/*#Ops*/, 2, 4, 5, // Results = #6
/* 27133*/ OPC_EmitNode1, TARGET_VAL(R600::RAT_ATOMIC_DEC_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v4i32, 2/*#Ops*/, 6, 1, // Results = #7
/* 27141*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 27144*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
MVT::i32, 2/*#Ops*/, 7, 8,
// Src: (atomic_load_sub:{ *:[i32] } i32:{ *:[i32] }:$ptr, 1:{ *:[i32] })<<P:Predicate_atomic_load_sub_global_noret_32>> - Complexity = 9
// Dst: (EXTRACT_SUBREG:{ *:[i32] } (RAT_ATOMIC_DEC_UINT_NORET:{ *:[v4i32] } (INSERT_SUBREG:{ *:[v4i32] } (IMPLICIT_DEF:{ *:[v4i32] }), (MOV_IMM_I32:{ *:[i32] } -1:{ *:[i32] }), sub0:{ *:[i32] }), ?:{ *:[i32] }:$ptr), sub1:{ *:[i32] })
/* 27152*/ /*Scope*/ 106, /*->27259*/
/* 27153*/ OPC_RecordChild2, // #2 = $data
/* 27154*/ OPC_Scope, 42, /*->27198*/ // 2 children in Scope
/* 27156*/ OPC_CheckPredicate, 23, // Predicate_atomic_load_sub_global_noret_32
/* 27158*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 27160*/ OPC_EmitMergeInputChains1_0,
/* 27161*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
MVT::v4i32, 0/*#Ops*/, // Results = #3
/* 27167*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 27170*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v4i32, 3/*#Ops*/, 3, 2, 4, // Results = #5
/* 27179*/ OPC_EmitNode1, TARGET_VAL(R600::RAT_ATOMIC_SUB_NORET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v4i32, 2/*#Ops*/, 5, 1, // Results = #6
/* 27187*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 27190*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
MVT::i32, 2/*#Ops*/, 6, 7,
// Src: (atomic_load_sub:{ *:[i32] } i32:{ *:[i32] }:$ptr, i32:{ *:[i32] }:$data)<<P:Predicate_atomic_load_sub_global_noret_32>> - Complexity = 4
// Dst: (EXTRACT_SUBREG:{ *:[i32] } (RAT_ATOMIC_SUB_NORET:{ *:[v4i32] } (INSERT_SUBREG:{ *:[v4i32] } (IMPLICIT_DEF:{ *:[v4i32] }), ?:{ *:[i32] }:$data, sub0:{ *:[i32] }), ?:{ *:[i32] }:$ptr), sub1:{ *:[i32] })
/* 27198*/ /*Scope*/ 59, /*->27258*/
/* 27199*/ OPC_CheckPredicate, 24, // Predicate_atomic_load_sub_local_32
/* 27201*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 27203*/ OPC_EmitMergeInputChains1_0,
/* 27204*/ OPC_EmitInteger, MVT::i32, 0,
/* 27207*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 27219*/ OPC_EmitInteger, MVT::i32, 0,
/* 27222*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 27234*/ OPC_EmitInteger, MVT::i32, 1,
/* 27237*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 27240*/ OPC_EmitInteger, MVT::i32, 0,
/* 27243*/ OPC_MorphNodeTo1, TARGET_VAL(R600::LDS_SUB_RET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9,
// Src: (atomic_load_sub:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)<<P:Predicate_atomic_load_sub_local_32>> - Complexity = 4
// Dst: (LDS_SUB_RET:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)
/* 27258*/ 0, /*End of Scope*/
/* 27259*/ 0, /*End of Scope*/
/* 27260*/ /*SwitchOpcode*/ 25|128,2/*281*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->27545
/* 27264*/ OPC_RecordChild0, // #0 = $src
/* 27265*/ OPC_SwitchType /*2 cases */, 8|128,1/*136*/, MVT::i32,// ->27405
/* 27269*/ OPC_Scope, 82, /*->27353*/ // 2 children in Scope
/* 27271*/ OPC_CheckChild0Type, MVT::v4i32,
/* 27273*/ OPC_Scope, 15, /*->27290*/ // 5 children in Scope
/* 27275*/ OPC_CheckChild1Integer, 0,
/* 27277*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 27279*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 27282*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 1,
// Src: (extractelt:{ *:[i32] } v4i32:{ *:[v4i32] }:$src, 0:{ *:[iPTR] }) - Complexity = 8
// Dst: (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[v4i32] }:$src, sub0:{ *:[i32] })
/* 27290*/ /*Scope*/ 15, /*->27306*/
/* 27291*/ OPC_CheckChild1Integer, 1,
/* 27293*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 27295*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 27298*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 1,
// Src: (extractelt:{ *:[i32] } v4i32:{ *:[v4i32] }:$src, 1:{ *:[iPTR] }) - Complexity = 8
// Dst: (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[v4i32] }:$src, sub1:{ *:[i32] })
/* 27306*/ /*Scope*/ 15, /*->27322*/
/* 27307*/ OPC_CheckChild1Integer, 2,
/* 27309*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 27311*/ OPC_EmitInteger, MVT::i32, R600::sub2,
/* 27314*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 1,
// Src: (extractelt:{ *:[i32] } v4i32:{ *:[v4i32] }:$src, 2:{ *:[iPTR] }) - Complexity = 8
// Dst: (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[v4i32] }:$src, sub2:{ *:[i32] })
/* 27322*/ /*Scope*/ 15, /*->27338*/
/* 27323*/ OPC_CheckChild1Integer, 3,
/* 27325*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 27327*/ OPC_EmitInteger, MVT::i32, R600::sub3,
/* 27330*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 1,
// Src: (extractelt:{ *:[i32] } v4i32:{ *:[v4i32] }:$src, 3:{ *:[iPTR] }) - Complexity = 8
// Dst: (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[v4i32] }:$src, sub3:{ *:[i32] })
/* 27338*/ /*Scope*/ 13, /*->27352*/
/* 27339*/ OPC_RecordChild1, // #1 = $index
/* 27340*/ OPC_CheckChild1Type, MVT::i32,
/* 27342*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 27344*/ OPC_MorphNodeTo1, TARGET_VAL(R600::R600_EXTRACT_ELT_V4), 0,
MVT::i32, 2/*#Ops*/, 0, 1,
// Src: (extractelt:{ *:[i32] } v4i32:{ *:[v4i32] }:$vec, i32:{ *:[i32] }:$index) - Complexity = 3
// Dst: (R600_EXTRACT_ELT_V4:{ *:[i32] } ?:{ *:[v4i32] }:$vec, ?:{ *:[i32] }:$index)
/* 27352*/ 0, /*End of Scope*/
/* 27353*/ /*Scope*/ 50, /*->27404*/
/* 27354*/ OPC_CheckChild0Type, MVT::v2i32,
/* 27356*/ OPC_Scope, 15, /*->27373*/ // 3 children in Scope
/* 27358*/ OPC_CheckChild1Integer, 0,
/* 27360*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 27362*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 27365*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 1,
// Src: (extractelt:{ *:[i32] } v2i32:{ *:[v2i32] }:$src, 0:{ *:[iPTR] }) - Complexity = 8
// Dst: (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[v2i32] }:$src, sub0:{ *:[i32] })
/* 27373*/ /*Scope*/ 15, /*->27389*/
/* 27374*/ OPC_CheckChild1Integer, 1,
/* 27376*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 27378*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 27381*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 1,
// Src: (extractelt:{ *:[i32] } v2i32:{ *:[v2i32] }:$src, 1:{ *:[iPTR] }) - Complexity = 8
// Dst: (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[v2i32] }:$src, sub1:{ *:[i32] })
/* 27389*/ /*Scope*/ 13, /*->27403*/
/* 27390*/ OPC_RecordChild1, // #1 = $index
/* 27391*/ OPC_CheckChild1Type, MVT::i32,
/* 27393*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 27395*/ OPC_MorphNodeTo1, TARGET_VAL(R600::R600_EXTRACT_ELT_V2), 0,
MVT::i32, 2/*#Ops*/, 0, 1,
// Src: (extractelt:{ *:[i32] } v2i32:{ *:[v2i32] }:$vec, i32:{ *:[i32] }:$index) - Complexity = 3
// Dst: (R600_EXTRACT_ELT_V2:{ *:[i32] } ?:{ *:[v2i32] }:$vec, ?:{ *:[i32] }:$index)
/* 27403*/ 0, /*End of Scope*/
/* 27404*/ 0, /*End of Scope*/
/* 27405*/ /*SwitchType*/ 8|128,1/*136*/, MVT::f32,// ->27544
/* 27408*/ OPC_Scope, 82, /*->27492*/ // 2 children in Scope
/* 27410*/ OPC_CheckChild0Type, MVT::v4f32,
/* 27412*/ OPC_Scope, 15, /*->27429*/ // 5 children in Scope
/* 27414*/ OPC_CheckChild1Integer, 0,
/* 27416*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 27418*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 27421*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::f32, 2/*#Ops*/, 0, 1,
// Src: (extractelt:{ *:[f32] } v4f32:{ *:[v4f32] }:$src, 0:{ *:[iPTR] }) - Complexity = 8
// Dst: (EXTRACT_SUBREG:{ *:[f32] } ?:{ *:[v4f32] }:$src, sub0:{ *:[i32] })
/* 27429*/ /*Scope*/ 15, /*->27445*/
/* 27430*/ OPC_CheckChild1Integer, 1,
/* 27432*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 27434*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 27437*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::f32, 2/*#Ops*/, 0, 1,
// Src: (extractelt:{ *:[f32] } v4f32:{ *:[v4f32] }:$src, 1:{ *:[iPTR] }) - Complexity = 8
// Dst: (EXTRACT_SUBREG:{ *:[f32] } ?:{ *:[v4f32] }:$src, sub1:{ *:[i32] })
/* 27445*/ /*Scope*/ 15, /*->27461*/
/* 27446*/ OPC_CheckChild1Integer, 2,
/* 27448*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 27450*/ OPC_EmitInteger, MVT::i32, R600::sub2,
/* 27453*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::f32, 2/*#Ops*/, 0, 1,
// Src: (extractelt:{ *:[f32] } v4f32:{ *:[v4f32] }:$src, 2:{ *:[iPTR] }) - Complexity = 8
// Dst: (EXTRACT_SUBREG:{ *:[f32] } ?:{ *:[v4f32] }:$src, sub2:{ *:[i32] })
/* 27461*/ /*Scope*/ 15, /*->27477*/
/* 27462*/ OPC_CheckChild1Integer, 3,
/* 27464*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 27466*/ OPC_EmitInteger, MVT::i32, R600::sub3,
/* 27469*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::f32, 2/*#Ops*/, 0, 1,
// Src: (extractelt:{ *:[f32] } v4f32:{ *:[v4f32] }:$src, 3:{ *:[iPTR] }) - Complexity = 8
// Dst: (EXTRACT_SUBREG:{ *:[f32] } ?:{ *:[v4f32] }:$src, sub3:{ *:[i32] })
/* 27477*/ /*Scope*/ 13, /*->27491*/
/* 27478*/ OPC_RecordChild1, // #1 = $index
/* 27479*/ OPC_CheckChild1Type, MVT::i32,
/* 27481*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 27483*/ OPC_MorphNodeTo1, TARGET_VAL(R600::R600_EXTRACT_ELT_V4), 0,
MVT::f32, 2/*#Ops*/, 0, 1,
// Src: (extractelt:{ *:[f32] } v4f32:{ *:[v4f32] }:$vec, i32:{ *:[i32] }:$index) - Complexity = 3
// Dst: (R600_EXTRACT_ELT_V4:{ *:[f32] } ?:{ *:[v4f32] }:$vec, ?:{ *:[i32] }:$index)
/* 27491*/ 0, /*End of Scope*/
/* 27492*/ /*Scope*/ 50, /*->27543*/
/* 27493*/ OPC_CheckChild0Type, MVT::v2f32,
/* 27495*/ OPC_Scope, 15, /*->27512*/ // 3 children in Scope
/* 27497*/ OPC_CheckChild1Integer, 0,
/* 27499*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 27501*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 27504*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::f32, 2/*#Ops*/, 0, 1,
// Src: (extractelt:{ *:[f32] } v2f32:{ *:[v2f32] }:$src, 0:{ *:[iPTR] }) - Complexity = 8
// Dst: (EXTRACT_SUBREG:{ *:[f32] } ?:{ *:[v2f32] }:$src, sub0:{ *:[i32] })
/* 27512*/ /*Scope*/ 15, /*->27528*/
/* 27513*/ OPC_CheckChild1Integer, 1,
/* 27515*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 27517*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 27520*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::f32, 2/*#Ops*/, 0, 1,
// Src: (extractelt:{ *:[f32] } v2f32:{ *:[v2f32] }:$src, 1:{ *:[iPTR] }) - Complexity = 8
// Dst: (EXTRACT_SUBREG:{ *:[f32] } ?:{ *:[v2f32] }:$src, sub1:{ *:[i32] })
/* 27528*/ /*Scope*/ 13, /*->27542*/
/* 27529*/ OPC_RecordChild1, // #1 = $index
/* 27530*/ OPC_CheckChild1Type, MVT::i32,
/* 27532*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 27534*/ OPC_MorphNodeTo1, TARGET_VAL(R600::R600_EXTRACT_ELT_V2), 0,
MVT::f32, 2/*#Ops*/, 0, 1,
// Src: (extractelt:{ *:[f32] } v2f32:{ *:[v2f32] }:$vec, i32:{ *:[i32] }:$index) - Complexity = 3
// Dst: (R600_EXTRACT_ELT_V2:{ *:[f32] } ?:{ *:[v2f32] }:$vec, ?:{ *:[i32] }:$index)
/* 27542*/ 0, /*End of Scope*/
/* 27543*/ 0, /*End of Scope*/
/* 27544*/ 0, // EndSwitchType
/* 27545*/ /*SwitchOpcode*/ 35|128,4/*547*/, TARGET_VAL(ISD::ADD),// ->28096
/* 27549*/ OPC_Scope, 89|128,1/*217*/, /*->27769*/ // 2 children in Scope
/* 27552*/ OPC_MoveChild0,
/* 27553*/ OPC_SwitchOpcode /*2 cases */, 104, TARGET_VAL(AMDGPUISD::MUL_U24),// ->27661
/* 27557*/ OPC_RecordChild0, // #0 = $src0
/* 27558*/ OPC_RecordChild1, // #1 = $src1
/* 27559*/ OPC_MoveParent,
/* 27560*/ OPC_RecordChild1, // #2 = $src2
/* 27561*/ OPC_CheckType, MVT::i32,
/* 27563*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 27565*/ OPC_EmitInteger, MVT::i32, 0,
/* 27568*/ OPC_EmitInteger, MVT::i32, 0,
/* 27571*/ OPC_EmitInteger, MVT::i32, 0,
/* 27574*/ OPC_EmitInteger, MVT::i32, 0,
/* 27577*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 27589*/ OPC_EmitInteger, MVT::i32, 0,
/* 27592*/ OPC_EmitInteger, MVT::i32, 0,
/* 27595*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 27607*/ OPC_EmitInteger, MVT::i32, 0,
/* 27610*/ OPC_EmitInteger, MVT::i32, 0,
/* 27613*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 27625*/ OPC_EmitInteger, MVT::i32, 1,
/* 27628*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 27631*/ OPC_EmitInteger, MVT::i32, 0,
/* 27634*/ OPC_EmitInteger, MVT::i32, 0,
/* 27637*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MULADD_UINT24_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (add:{ *:[i32] } (AMDGPUmul_u24:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1), i32:{ *:[i32] }:$src2) - Complexity = 8
// Dst: (MULADD_UINT24_eg:{ *:[i32] } ?:{ *:[i32] }:$src0, ?:{ *:[i32] }:$src1, ?:{ *:[i32] }:$src2)
/* 27661*/ /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::MUL_I24),// ->27768
/* 27664*/ OPC_RecordChild0, // #0 = $src0
/* 27665*/ OPC_RecordChild1, // #1 = $src1
/* 27666*/ OPC_MoveParent,
/* 27667*/ OPC_RecordChild1, // #2 = $src2
/* 27668*/ OPC_CheckType, MVT::i32,
/* 27670*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 27672*/ OPC_EmitInteger, MVT::i32, 0,
/* 27675*/ OPC_EmitInteger, MVT::i32, 0,
/* 27678*/ OPC_EmitInteger, MVT::i32, 0,
/* 27681*/ OPC_EmitInteger, MVT::i32, 0,
/* 27684*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 27696*/ OPC_EmitInteger, MVT::i32, 0,
/* 27699*/ OPC_EmitInteger, MVT::i32, 0,
/* 27702*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 27714*/ OPC_EmitInteger, MVT::i32, 0,
/* 27717*/ OPC_EmitInteger, MVT::i32, 0,
/* 27720*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 27732*/ OPC_EmitInteger, MVT::i32, 1,
/* 27735*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 27738*/ OPC_EmitInteger, MVT::i32, 0,
/* 27741*/ OPC_EmitInteger, MVT::i32, 0,
/* 27744*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MULADD_INT24_cm), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (add:{ *:[i32] } (AMDGPUmul_i24:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1), i32:{ *:[i32] }:$src2) - Complexity = 8
// Dst: (MULADD_INT24_cm:{ *:[i32] } ?:{ *:[i32] }:$src0, ?:{ *:[i32] }:$src1, ?:{ *:[i32] }:$src2)
/* 27768*/ 0, // EndSwitchOpcode
/* 27769*/ /*Scope*/ 68|128,2/*324*/, /*->28095*/
/* 27771*/ OPC_RecordChild0, // #0 = $src2
/* 27772*/ OPC_Scope, 87|128,1/*215*/, /*->27990*/ // 2 children in Scope
/* 27775*/ OPC_MoveChild1,
/* 27776*/ OPC_SwitchOpcode /*2 cases */, 103, TARGET_VAL(AMDGPUISD::MUL_U24),// ->27883
/* 27780*/ OPC_RecordChild0, // #1 = $src0
/* 27781*/ OPC_RecordChild1, // #2 = $src1
/* 27782*/ OPC_MoveParent,
/* 27783*/ OPC_CheckType, MVT::i32,
/* 27785*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 27787*/ OPC_EmitInteger, MVT::i32, 0,
/* 27790*/ OPC_EmitInteger, MVT::i32, 0,
/* 27793*/ OPC_EmitInteger, MVT::i32, 0,
/* 27796*/ OPC_EmitInteger, MVT::i32, 0,
/* 27799*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 27811*/ OPC_EmitInteger, MVT::i32, 0,
/* 27814*/ OPC_EmitInteger, MVT::i32, 0,
/* 27817*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 27829*/ OPC_EmitInteger, MVT::i32, 0,
/* 27832*/ OPC_EmitInteger, MVT::i32, 0,
/* 27835*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 27847*/ OPC_EmitInteger, MVT::i32, 1,
/* 27850*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 27853*/ OPC_EmitInteger, MVT::i32, 0,
/* 27856*/ OPC_EmitInteger, MVT::i32, 0,
/* 27859*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MULADD_UINT24_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17,
// Src: (add:{ *:[i32] } i32:{ *:[i32] }:$src2, (AMDGPUmul_u24:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)) - Complexity = 8
// Dst: (MULADD_UINT24_eg:{ *:[i32] } ?:{ *:[i32] }:$src0, ?:{ *:[i32] }:$src1, ?:{ *:[i32] }:$src2)
/* 27883*/ /*SwitchOpcode*/ 103, TARGET_VAL(AMDGPUISD::MUL_I24),// ->27989
/* 27886*/ OPC_RecordChild0, // #1 = $src0
/* 27887*/ OPC_RecordChild1, // #2 = $src1
/* 27888*/ OPC_MoveParent,
/* 27889*/ OPC_CheckType, MVT::i32,
/* 27891*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 27893*/ OPC_EmitInteger, MVT::i32, 0,
/* 27896*/ OPC_EmitInteger, MVT::i32, 0,
/* 27899*/ OPC_EmitInteger, MVT::i32, 0,
/* 27902*/ OPC_EmitInteger, MVT::i32, 0,
/* 27905*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 27917*/ OPC_EmitInteger, MVT::i32, 0,
/* 27920*/ OPC_EmitInteger, MVT::i32, 0,
/* 27923*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 27935*/ OPC_EmitInteger, MVT::i32, 0,
/* 27938*/ OPC_EmitInteger, MVT::i32, 0,
/* 27941*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 27953*/ OPC_EmitInteger, MVT::i32, 1,
/* 27956*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 27959*/ OPC_EmitInteger, MVT::i32, 0,
/* 27962*/ OPC_EmitInteger, MVT::i32, 0,
/* 27965*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MULADD_INT24_cm), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17,
// Src: (add:{ *:[i32] } i32:{ *:[i32] }:$src2, (AMDGPUmul_i24:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)) - Complexity = 8
// Dst: (MULADD_INT24_cm:{ *:[i32] } ?:{ *:[i32] }:$src0, ?:{ *:[i32] }:$src1, ?:{ *:[i32] }:$src2)
/* 27989*/ 0, // EndSwitchOpcode
/* 27990*/ /*Scope*/ 103, /*->28094*/
/* 27991*/ OPC_RecordChild1, // #1 = $src1
/* 27992*/ OPC_CheckType, MVT::i32,
/* 27994*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 27996*/ OPC_EmitInteger, MVT::i32, 0,
/* 27999*/ OPC_EmitInteger, MVT::i32, 0,
/* 28002*/ OPC_EmitInteger, MVT::i32, 1,
/* 28005*/ OPC_EmitInteger, MVT::i32, 0,
/* 28008*/ OPC_EmitInteger, MVT::i32, 0,
/* 28011*/ OPC_EmitInteger, MVT::i32, 0,
/* 28014*/ OPC_EmitInteger, MVT::i32, 0,
/* 28017*/ OPC_EmitInteger, MVT::i32, 0,
/* 28020*/ OPC_EmitInteger, MVT::i32, 0,
/* 28023*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 28035*/ OPC_EmitInteger, MVT::i32, 0,
/* 28038*/ OPC_EmitInteger, MVT::i32, 0,
/* 28041*/ OPC_EmitInteger, MVT::i32, 0,
/* 28044*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 28056*/ OPC_EmitInteger, MVT::i32, 1,
/* 28059*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 28062*/ OPC_EmitInteger, MVT::i32, 0,
/* 28065*/ OPC_EmitInteger, MVT::i32, 0,
/* 28068*/ OPC_MorphNodeTo1, TARGET_VAL(R600::ADD_INT), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (add:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (ADD_INT:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 28094*/ 0, /*End of Scope*/
/* 28095*/ 0, /*End of Scope*/
/* 28096*/ /*SwitchOpcode*/ 15, TARGET_VAL(AMDGPUISD::CONST_DATA_PTR),// ->28114
/* 28099*/ OPC_RecordChild0, // #0 = $addr
/* 28100*/ OPC_MoveChild0,
/* 28101*/ OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/* 28104*/ OPC_MoveParent,
/* 28105*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 28107*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MOV_IMM_GLOBAL_ADDR), 0,
MVT::iPTR, 1/*#Ops*/, 0,
// Src: (AMDGPUconstdata_ptr:{ *:[iPTR] } (tglobaladdr:{ *:[iPTR] }):$addr) - Complexity = 6
// Dst: (MOV_IMM_GLOBAL_ADDR:{ *:[iPTR] } (tglobaladdr:{ *:[i32] }):$addr)
/* 28114*/ /*SwitchOpcode*/ 20, TARGET_VAL(AMDGPUISD::STORE_MSKOR),// ->28137
/* 28117*/ OPC_RecordMemRef,
/* 28118*/ OPC_RecordNode, // #0 = 'AMDGPUstore_mskor' chained node
/* 28119*/ OPC_RecordChild1, // #1 = $rw_gpr
/* 28120*/ OPC_CheckChild1Type, MVT::v4i32,
/* 28122*/ OPC_RecordChild2, // #2 = $index_gpr
/* 28123*/ OPC_CheckChild2Type, MVT::i32,
/* 28125*/ OPC_CheckPredicate, 25, // Predicate_mskor_global
/* 28127*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 28129*/ OPC_EmitMergeInputChains1_0,
/* 28130*/ OPC_MorphNodeTo0, TARGET_VAL(R600::RAT_MSKOR), 0|OPFL_Chain|OPFL_MemRefs,
2/*#Ops*/, 1, 2,
// Src: (AMDGPUstore_mskor v4i32:{ *:[v4i32] }:$rw_gpr, i32:{ *:[i32] }:$index_gpr)<<P:Predicate_mskor_global>> - Complexity = 4
// Dst: (RAT_MSKOR v4i32:{ *:[v4i32] }:$rw_gpr, i32:{ *:[i32] }:$index_gpr)
/* 28137*/ /*SwitchOpcode*/ 113, TARGET_VAL(ISD::ATOMIC_SWAP),// ->28253
/* 28140*/ OPC_RecordMemRef,
/* 28141*/ OPC_RecordNode, // #0 = 'atomic_swap' chained node
/* 28142*/ OPC_RecordChild1, // #1 = $ptr
/* 28143*/ OPC_CheckChild1Type, MVT::i32,
/* 28145*/ OPC_RecordChild2, // #2 = $data
/* 28146*/ OPC_CheckType, MVT::i32,
/* 28148*/ OPC_Scope, 42, /*->28192*/ // 2 children in Scope
/* 28150*/ OPC_CheckPredicate, 23, // Predicate_atomic_swap_global_noret_32
/* 28152*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 28154*/ OPC_EmitMergeInputChains1_0,
/* 28155*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
MVT::v4i32, 0/*#Ops*/, // Results = #3
/* 28161*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 28164*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v4i32, 3/*#Ops*/, 3, 2, 4, // Results = #5
/* 28173*/ OPC_EmitNode1, TARGET_VAL(R600::RAT_ATOMIC_XCHG_INT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v4i32, 2/*#Ops*/, 5, 1, // Results = #6
/* 28181*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 28184*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
MVT::i32, 2/*#Ops*/, 6, 7,
// Src: (atomic_swap:{ *:[i32] } i32:{ *:[i32] }:$ptr, i32:{ *:[i32] }:$data)<<P:Predicate_atomic_swap_global_noret_32>> - Complexity = 4
// Dst: (EXTRACT_SUBREG:{ *:[i32] } (RAT_ATOMIC_XCHG_INT_NORET:{ *:[v4i32] } (INSERT_SUBREG:{ *:[v4i32] } (IMPLICIT_DEF:{ *:[v4i32] }), ?:{ *:[i32] }:$data, sub0:{ *:[i32] }), ?:{ *:[i32] }:$ptr), sub1:{ *:[i32] })
/* 28192*/ /*Scope*/ 59, /*->28252*/
/* 28193*/ OPC_CheckPredicate, 24, // Predicate_atomic_swap_local_32
/* 28195*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 28197*/ OPC_EmitMergeInputChains1_0,
/* 28198*/ OPC_EmitInteger, MVT::i32, 0,
/* 28201*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 28213*/ OPC_EmitInteger, MVT::i32, 0,
/* 28216*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 28228*/ OPC_EmitInteger, MVT::i32, 1,
/* 28231*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 28234*/ OPC_EmitInteger, MVT::i32, 0,
/* 28237*/ OPC_MorphNodeTo1, TARGET_VAL(R600::LDS_WRXCHG_RET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9,
// Src: (atomic_swap:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)<<P:Predicate_atomic_swap_local_32>> - Complexity = 4
// Dst: (LDS_WRXCHG_RET:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)
/* 28252*/ 0, /*End of Scope*/
/* 28253*/ /*SwitchOpcode*/ 113, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->28369
/* 28256*/ OPC_RecordMemRef,
/* 28257*/ OPC_RecordNode, // #0 = 'atomic_load_min' chained node
/* 28258*/ OPC_RecordChild1, // #1 = $ptr
/* 28259*/ OPC_CheckChild1Type, MVT::i32,
/* 28261*/ OPC_RecordChild2, // #2 = $data
/* 28262*/ OPC_CheckType, MVT::i32,
/* 28264*/ OPC_Scope, 42, /*->28308*/ // 2 children in Scope
/* 28266*/ OPC_CheckPredicate, 23, // Predicate_atomic_load_min_global_noret_32
/* 28268*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 28270*/ OPC_EmitMergeInputChains1_0,
/* 28271*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
MVT::v4i32, 0/*#Ops*/, // Results = #3
/* 28277*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 28280*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v4i32, 3/*#Ops*/, 3, 2, 4, // Results = #5
/* 28289*/ OPC_EmitNode1, TARGET_VAL(R600::RAT_ATOMIC_MIN_INT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v4i32, 2/*#Ops*/, 5, 1, // Results = #6
/* 28297*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 28300*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
MVT::i32, 2/*#Ops*/, 6, 7,
// Src: (atomic_load_min:{ *:[i32] } i32:{ *:[i32] }:$ptr, i32:{ *:[i32] }:$data)<<P:Predicate_atomic_load_min_global_noret_32>> - Complexity = 4
// Dst: (EXTRACT_SUBREG:{ *:[i32] } (RAT_ATOMIC_MIN_INT_NORET:{ *:[v4i32] } (INSERT_SUBREG:{ *:[v4i32] } (IMPLICIT_DEF:{ *:[v4i32] }), ?:{ *:[i32] }:$data, sub0:{ *:[i32] }), ?:{ *:[i32] }:$ptr), sub1:{ *:[i32] })
/* 28308*/ /*Scope*/ 59, /*->28368*/
/* 28309*/ OPC_CheckPredicate, 24, // Predicate_atomic_load_min_local_32
/* 28311*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 28313*/ OPC_EmitMergeInputChains1_0,
/* 28314*/ OPC_EmitInteger, MVT::i32, 0,
/* 28317*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 28329*/ OPC_EmitInteger, MVT::i32, 0,
/* 28332*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 28344*/ OPC_EmitInteger, MVT::i32, 1,
/* 28347*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 28350*/ OPC_EmitInteger, MVT::i32, 0,
/* 28353*/ OPC_MorphNodeTo1, TARGET_VAL(R600::LDS_MIN_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9,
// Src: (atomic_load_min:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)<<P:Predicate_atomic_load_min_local_32>> - Complexity = 4
// Dst: (LDS_MIN_INT_RET:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)
/* 28368*/ 0, /*End of Scope*/
/* 28369*/ /*SwitchOpcode*/ 113, TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->28485
/* 28372*/ OPC_RecordMemRef,
/* 28373*/ OPC_RecordNode, // #0 = 'atomic_load_umin' chained node
/* 28374*/ OPC_RecordChild1, // #1 = $ptr
/* 28375*/ OPC_CheckChild1Type, MVT::i32,
/* 28377*/ OPC_RecordChild2, // #2 = $data
/* 28378*/ OPC_CheckType, MVT::i32,
/* 28380*/ OPC_Scope, 42, /*->28424*/ // 2 children in Scope
/* 28382*/ OPC_CheckPredicate, 23, // Predicate_atomic_load_umin_global_noret_32
/* 28384*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 28386*/ OPC_EmitMergeInputChains1_0,
/* 28387*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
MVT::v4i32, 0/*#Ops*/, // Results = #3
/* 28393*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 28396*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v4i32, 3/*#Ops*/, 3, 2, 4, // Results = #5
/* 28405*/ OPC_EmitNode1, TARGET_VAL(R600::RAT_ATOMIC_MIN_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v4i32, 2/*#Ops*/, 5, 1, // Results = #6
/* 28413*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 28416*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
MVT::i32, 2/*#Ops*/, 6, 7,
// Src: (atomic_load_umin:{ *:[i32] } i32:{ *:[i32] }:$ptr, i32:{ *:[i32] }:$data)<<P:Predicate_atomic_load_umin_global_noret_32>> - Complexity = 4
// Dst: (EXTRACT_SUBREG:{ *:[i32] } (RAT_ATOMIC_MIN_UINT_NORET:{ *:[v4i32] } (INSERT_SUBREG:{ *:[v4i32] } (IMPLICIT_DEF:{ *:[v4i32] }), ?:{ *:[i32] }:$data, sub0:{ *:[i32] }), ?:{ *:[i32] }:$ptr), sub1:{ *:[i32] })
/* 28424*/ /*Scope*/ 59, /*->28484*/
/* 28425*/ OPC_CheckPredicate, 24, // Predicate_atomic_load_umin_local_32
/* 28427*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 28429*/ OPC_EmitMergeInputChains1_0,
/* 28430*/ OPC_EmitInteger, MVT::i32, 0,
/* 28433*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 28445*/ OPC_EmitInteger, MVT::i32, 0,
/* 28448*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 28460*/ OPC_EmitInteger, MVT::i32, 1,
/* 28463*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 28466*/ OPC_EmitInteger, MVT::i32, 0,
/* 28469*/ OPC_MorphNodeTo1, TARGET_VAL(R600::LDS_MIN_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9,
// Src: (atomic_load_umin:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)<<P:Predicate_atomic_load_umin_local_32>> - Complexity = 4
// Dst: (LDS_MIN_UINT_RET:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)
/* 28484*/ 0, /*End of Scope*/
/* 28485*/ /*SwitchOpcode*/ 113, TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->28601
/* 28488*/ OPC_RecordMemRef,
/* 28489*/ OPC_RecordNode, // #0 = 'atomic_load_max' chained node
/* 28490*/ OPC_RecordChild1, // #1 = $ptr
/* 28491*/ OPC_CheckChild1Type, MVT::i32,
/* 28493*/ OPC_RecordChild2, // #2 = $data
/* 28494*/ OPC_CheckType, MVT::i32,
/* 28496*/ OPC_Scope, 42, /*->28540*/ // 2 children in Scope
/* 28498*/ OPC_CheckPredicate, 23, // Predicate_atomic_load_max_global_noret_32
/* 28500*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 28502*/ OPC_EmitMergeInputChains1_0,
/* 28503*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
MVT::v4i32, 0/*#Ops*/, // Results = #3
/* 28509*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 28512*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v4i32, 3/*#Ops*/, 3, 2, 4, // Results = #5
/* 28521*/ OPC_EmitNode1, TARGET_VAL(R600::RAT_ATOMIC_MAX_INT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v4i32, 2/*#Ops*/, 5, 1, // Results = #6
/* 28529*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 28532*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
MVT::i32, 2/*#Ops*/, 6, 7,
// Src: (atomic_load_max:{ *:[i32] } i32:{ *:[i32] }:$ptr, i32:{ *:[i32] }:$data)<<P:Predicate_atomic_load_max_global_noret_32>> - Complexity = 4
// Dst: (EXTRACT_SUBREG:{ *:[i32] } (RAT_ATOMIC_MAX_INT_NORET:{ *:[v4i32] } (INSERT_SUBREG:{ *:[v4i32] } (IMPLICIT_DEF:{ *:[v4i32] }), ?:{ *:[i32] }:$data, sub0:{ *:[i32] }), ?:{ *:[i32] }:$ptr), sub1:{ *:[i32] })
/* 28540*/ /*Scope*/ 59, /*->28600*/
/* 28541*/ OPC_CheckPredicate, 24, // Predicate_atomic_load_max_local_32
/* 28543*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 28545*/ OPC_EmitMergeInputChains1_0,
/* 28546*/ OPC_EmitInteger, MVT::i32, 0,
/* 28549*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 28561*/ OPC_EmitInteger, MVT::i32, 0,
/* 28564*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 28576*/ OPC_EmitInteger, MVT::i32, 1,
/* 28579*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 28582*/ OPC_EmitInteger, MVT::i32, 0,
/* 28585*/ OPC_MorphNodeTo1, TARGET_VAL(R600::LDS_MAX_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9,
// Src: (atomic_load_max:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)<<P:Predicate_atomic_load_max_local_32>> - Complexity = 4
// Dst: (LDS_MAX_INT_RET:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)
/* 28600*/ 0, /*End of Scope*/
/* 28601*/ /*SwitchOpcode*/ 113, TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->28717
/* 28604*/ OPC_RecordMemRef,
/* 28605*/ OPC_RecordNode, // #0 = 'atomic_load_umax' chained node
/* 28606*/ OPC_RecordChild1, // #1 = $ptr
/* 28607*/ OPC_CheckChild1Type, MVT::i32,
/* 28609*/ OPC_RecordChild2, // #2 = $data
/* 28610*/ OPC_CheckType, MVT::i32,
/* 28612*/ OPC_Scope, 42, /*->28656*/ // 2 children in Scope
/* 28614*/ OPC_CheckPredicate, 23, // Predicate_atomic_load_umax_global_noret_32
/* 28616*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 28618*/ OPC_EmitMergeInputChains1_0,
/* 28619*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
MVT::v4i32, 0/*#Ops*/, // Results = #3
/* 28625*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 28628*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v4i32, 3/*#Ops*/, 3, 2, 4, // Results = #5
/* 28637*/ OPC_EmitNode1, TARGET_VAL(R600::RAT_ATOMIC_MAX_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v4i32, 2/*#Ops*/, 5, 1, // Results = #6
/* 28645*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 28648*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
MVT::i32, 2/*#Ops*/, 6, 7,
// Src: (atomic_load_umax:{ *:[i32] } i32:{ *:[i32] }:$ptr, i32:{ *:[i32] }:$data)<<P:Predicate_atomic_load_umax_global_noret_32>> - Complexity = 4
// Dst: (EXTRACT_SUBREG:{ *:[i32] } (RAT_ATOMIC_MAX_UINT_NORET:{ *:[v4i32] } (INSERT_SUBREG:{ *:[v4i32] } (IMPLICIT_DEF:{ *:[v4i32] }), ?:{ *:[i32] }:$data, sub0:{ *:[i32] }), ?:{ *:[i32] }:$ptr), sub1:{ *:[i32] })
/* 28656*/ /*Scope*/ 59, /*->28716*/
/* 28657*/ OPC_CheckPredicate, 24, // Predicate_atomic_load_umax_local_32
/* 28659*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 28661*/ OPC_EmitMergeInputChains1_0,
/* 28662*/ OPC_EmitInteger, MVT::i32, 0,
/* 28665*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 28677*/ OPC_EmitInteger, MVT::i32, 0,
/* 28680*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 28692*/ OPC_EmitInteger, MVT::i32, 1,
/* 28695*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 28698*/ OPC_EmitInteger, MVT::i32, 0,
/* 28701*/ OPC_MorphNodeTo1, TARGET_VAL(R600::LDS_MAX_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9,
// Src: (atomic_load_umax:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)<<P:Predicate_atomic_load_umax_local_32>> - Complexity = 4
// Dst: (LDS_MAX_UINT_RET:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)
/* 28716*/ 0, /*End of Scope*/
/* 28717*/ /*SwitchOpcode*/ 113, TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->28833
/* 28720*/ OPC_RecordMemRef,
/* 28721*/ OPC_RecordNode, // #0 = 'atomic_load_and' chained node
/* 28722*/ OPC_RecordChild1, // #1 = $ptr
/* 28723*/ OPC_CheckChild1Type, MVT::i32,
/* 28725*/ OPC_RecordChild2, // #2 = $data
/* 28726*/ OPC_CheckType, MVT::i32,
/* 28728*/ OPC_Scope, 42, /*->28772*/ // 2 children in Scope
/* 28730*/ OPC_CheckPredicate, 23, // Predicate_atomic_load_and_global_noret_32
/* 28732*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 28734*/ OPC_EmitMergeInputChains1_0,
/* 28735*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
MVT::v4i32, 0/*#Ops*/, // Results = #3
/* 28741*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 28744*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v4i32, 3/*#Ops*/, 3, 2, 4, // Results = #5
/* 28753*/ OPC_EmitNode1, TARGET_VAL(R600::RAT_ATOMIC_AND_NORET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v4i32, 2/*#Ops*/, 5, 1, // Results = #6
/* 28761*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 28764*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
MVT::i32, 2/*#Ops*/, 6, 7,
// Src: (atomic_load_and:{ *:[i32] } i32:{ *:[i32] }:$ptr, i32:{ *:[i32] }:$data)<<P:Predicate_atomic_load_and_global_noret_32>> - Complexity = 4
// Dst: (EXTRACT_SUBREG:{ *:[i32] } (RAT_ATOMIC_AND_NORET:{ *:[v4i32] } (INSERT_SUBREG:{ *:[v4i32] } (IMPLICIT_DEF:{ *:[v4i32] }), ?:{ *:[i32] }:$data, sub0:{ *:[i32] }), ?:{ *:[i32] }:$ptr), sub1:{ *:[i32] })
/* 28772*/ /*Scope*/ 59, /*->28832*/
/* 28773*/ OPC_CheckPredicate, 24, // Predicate_atomic_load_and_local_32
/* 28775*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 28777*/ OPC_EmitMergeInputChains1_0,
/* 28778*/ OPC_EmitInteger, MVT::i32, 0,
/* 28781*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 28793*/ OPC_EmitInteger, MVT::i32, 0,
/* 28796*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 28808*/ OPC_EmitInteger, MVT::i32, 1,
/* 28811*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 28814*/ OPC_EmitInteger, MVT::i32, 0,
/* 28817*/ OPC_MorphNodeTo1, TARGET_VAL(R600::LDS_AND_RET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9,
// Src: (atomic_load_and:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)<<P:Predicate_atomic_load_and_local_32>> - Complexity = 4
// Dst: (LDS_AND_RET:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)
/* 28832*/ 0, /*End of Scope*/
/* 28833*/ /*SwitchOpcode*/ 113, TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->28949
/* 28836*/ OPC_RecordMemRef,
/* 28837*/ OPC_RecordNode, // #0 = 'atomic_load_or' chained node
/* 28838*/ OPC_RecordChild1, // #1 = $ptr
/* 28839*/ OPC_CheckChild1Type, MVT::i32,
/* 28841*/ OPC_RecordChild2, // #2 = $data
/* 28842*/ OPC_CheckType, MVT::i32,
/* 28844*/ OPC_Scope, 42, /*->28888*/ // 2 children in Scope
/* 28846*/ OPC_CheckPredicate, 23, // Predicate_atomic_load_or_global_noret_32
/* 28848*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 28850*/ OPC_EmitMergeInputChains1_0,
/* 28851*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
MVT::v4i32, 0/*#Ops*/, // Results = #3
/* 28857*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 28860*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v4i32, 3/*#Ops*/, 3, 2, 4, // Results = #5
/* 28869*/ OPC_EmitNode1, TARGET_VAL(R600::RAT_ATOMIC_OR_NORET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v4i32, 2/*#Ops*/, 5, 1, // Results = #6
/* 28877*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 28880*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
MVT::i32, 2/*#Ops*/, 6, 7,
// Src: (atomic_load_or:{ *:[i32] } i32:{ *:[i32] }:$ptr, i32:{ *:[i32] }:$data)<<P:Predicate_atomic_load_or_global_noret_32>> - Complexity = 4
// Dst: (EXTRACT_SUBREG:{ *:[i32] } (RAT_ATOMIC_OR_NORET:{ *:[v4i32] } (INSERT_SUBREG:{ *:[v4i32] } (IMPLICIT_DEF:{ *:[v4i32] }), ?:{ *:[i32] }:$data, sub0:{ *:[i32] }), ?:{ *:[i32] }:$ptr), sub1:{ *:[i32] })
/* 28888*/ /*Scope*/ 59, /*->28948*/
/* 28889*/ OPC_CheckPredicate, 24, // Predicate_atomic_load_or_local_32
/* 28891*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 28893*/ OPC_EmitMergeInputChains1_0,
/* 28894*/ OPC_EmitInteger, MVT::i32, 0,
/* 28897*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 28909*/ OPC_EmitInteger, MVT::i32, 0,
/* 28912*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 28924*/ OPC_EmitInteger, MVT::i32, 1,
/* 28927*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 28930*/ OPC_EmitInteger, MVT::i32, 0,
/* 28933*/ OPC_MorphNodeTo1, TARGET_VAL(R600::LDS_OR_RET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9,
// Src: (atomic_load_or:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)<<P:Predicate_atomic_load_or_local_32>> - Complexity = 4
// Dst: (LDS_OR_RET:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)
/* 28948*/ 0, /*End of Scope*/
/* 28949*/ /*SwitchOpcode*/ 113, TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->29065
/* 28952*/ OPC_RecordMemRef,
/* 28953*/ OPC_RecordNode, // #0 = 'atomic_load_xor' chained node
/* 28954*/ OPC_RecordChild1, // #1 = $ptr
/* 28955*/ OPC_CheckChild1Type, MVT::i32,
/* 28957*/ OPC_RecordChild2, // #2 = $data
/* 28958*/ OPC_CheckType, MVT::i32,
/* 28960*/ OPC_Scope, 42, /*->29004*/ // 2 children in Scope
/* 28962*/ OPC_CheckPredicate, 23, // Predicate_atomic_load_xor_global_noret_32
/* 28964*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 28966*/ OPC_EmitMergeInputChains1_0,
/* 28967*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
MVT::v4i32, 0/*#Ops*/, // Results = #3
/* 28973*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 28976*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v4i32, 3/*#Ops*/, 3, 2, 4, // Results = #5
/* 28985*/ OPC_EmitNode1, TARGET_VAL(R600::RAT_ATOMIC_XOR_NORET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v4i32, 2/*#Ops*/, 5, 1, // Results = #6
/* 28993*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 28996*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
MVT::i32, 2/*#Ops*/, 6, 7,
// Src: (atomic_load_xor:{ *:[i32] } i32:{ *:[i32] }:$ptr, i32:{ *:[i32] }:$data)<<P:Predicate_atomic_load_xor_global_noret_32>> - Complexity = 4
// Dst: (EXTRACT_SUBREG:{ *:[i32] } (RAT_ATOMIC_XOR_NORET:{ *:[v4i32] } (INSERT_SUBREG:{ *:[v4i32] } (IMPLICIT_DEF:{ *:[v4i32] }), ?:{ *:[i32] }:$data, sub0:{ *:[i32] }), ?:{ *:[i32] }:$ptr), sub1:{ *:[i32] })
/* 29004*/ /*Scope*/ 59, /*->29064*/
/* 29005*/ OPC_CheckPredicate, 24, // Predicate_atomic_load_xor_local_32
/* 29007*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 29009*/ OPC_EmitMergeInputChains1_0,
/* 29010*/ OPC_EmitInteger, MVT::i32, 0,
/* 29013*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 29025*/ OPC_EmitInteger, MVT::i32, 0,
/* 29028*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 29040*/ OPC_EmitInteger, MVT::i32, 1,
/* 29043*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 29046*/ OPC_EmitInteger, MVT::i32, 0,
/* 29049*/ OPC_MorphNodeTo1, TARGET_VAL(R600::LDS_XOR_RET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9,
// Src: (atomic_load_xor:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)<<P:Predicate_atomic_load_xor_local_32>> - Complexity = 4
// Dst: (LDS_XOR_RET:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)
/* 29064*/ 0, /*End of Scope*/
/* 29065*/ /*SwitchOpcode*/ 16|128,1/*144*/, TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->29213
/* 29069*/ OPC_RecordMemRef,
/* 29070*/ OPC_RecordNode, // #0 = 'atomic_cmp_swap' chained node
/* 29071*/ OPC_RecordChild1, // #1 = $ptr
/* 29072*/ OPC_CheckChild1Type, MVT::i32,
/* 29074*/ OPC_RecordChild2, // #2 = $cmp
/* 29075*/ OPC_RecordChild3, // #3 = $data
/* 29076*/ OPC_CheckType, MVT::i32,
/* 29078*/ OPC_Scope, 54, /*->29134*/ // 2 children in Scope
/* 29080*/ OPC_CheckPredicate, 26, // Predicate_atomic_cmp_swap_global_noret
/* 29082*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 29084*/ OPC_EmitMergeInputChains1_0,
/* 29085*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
MVT::v4i32, 0/*#Ops*/, // Results = #4
/* 29091*/ OPC_EmitInteger, MVT::i32, R600::sub3,
/* 29094*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v4i32, 3/*#Ops*/, 4, 2, 5, // Results = #6
/* 29103*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 29106*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v4i32, 3/*#Ops*/, 6, 3, 7, // Results = #8
/* 29115*/ OPC_EmitNode1, TARGET_VAL(R600::RAT_ATOMIC_CMPXCHG_INT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::v4i32, 2/*#Ops*/, 8, 1, // Results = #9
/* 29123*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 29126*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
MVT::i32, 2/*#Ops*/, 9, 10,
// Src: (atomic_cmp_swap:{ *:[i32] } i32:{ *:[i32] }:$ptr, i32:{ *:[i32] }:$cmp, i32:{ *:[i32] }:$data)<<P:Predicate_atomic_cmp_swap_global_noret>> - Complexity = 4
// Dst: (EXTRACT_SUBREG:{ *:[i32] } (RAT_ATOMIC_CMPXCHG_INT_NORET:{ *:[v4i32] } (INSERT_SUBREG:{ *:[v4i32] } (INSERT_SUBREG:{ *:[v4i32] } (IMPLICIT_DEF:{ *:[v4i32] }), ?:{ *:[i32] }:$cmp, sub3:{ *:[i32] }), ?:{ *:[i32] }:$data, sub0:{ *:[i32] }), ?:{ *:[i32] }:$ptr), sub1:{ *:[i32] })
/* 29134*/ /*Scope*/ 77, /*->29212*/
/* 29135*/ OPC_CheckPredicate, 24, // Predicate_atomic_cmp_swap_local_32
/* 29137*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 29139*/ OPC_EmitMergeInputChains1_0,
/* 29140*/ OPC_EmitInteger, MVT::i32, 0,
/* 29143*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 29155*/ OPC_EmitInteger, MVT::i32, 0,
/* 29158*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 29170*/ OPC_EmitInteger, MVT::i32, 0,
/* 29173*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 29185*/ OPC_EmitInteger, MVT::i32, 1,
/* 29188*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 29191*/ OPC_EmitInteger, MVT::i32, 0,
/* 29194*/ OPC_MorphNodeTo1, TARGET_VAL(R600::LDS_CMPST_RET), 0|OPFL_Chain|OPFL_MemRefs,
MVT::i32, 12/*#Ops*/, 1, 4, 5, 2, 6, 7, 3, 8, 9, 10, 11, 12,
// Src: (atomic_cmp_swap:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1, i32:{ *:[i32] }:$src2)<<P:Predicate_atomic_cmp_swap_local_32>> - Complexity = 4
// Dst: (LDS_CMPST_RET:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1, i32:{ *:[i32] }:$src2)
/* 29212*/ 0, /*End of Scope*/
/* 29213*/ /*SwitchOpcode*/ 57, TARGET_VAL(ISD::BITCAST),// ->29273
/* 29216*/ OPC_RecordChild0, // #0 = $src0
/* 29217*/ OPC_SwitchType /*6 cases */, 7, MVT::i32,// ->29227
/* 29220*/ OPC_CheckChild0Type, MVT::f32,
/* 29222*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 29224*/ OPC_CompleteMatch, 1, 0,
// Src: (bitconvert:{ *:[i32] } R600_Reg32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: R600_Reg32:{ *:[i32] }:$src0
/* 29227*/ /*SwitchType*/ 7, MVT::f32,// ->29236
/* 29229*/ OPC_CheckChild0Type, MVT::i32,
/* 29231*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 29233*/ OPC_CompleteMatch, 1, 0,
// Src: (bitconvert:{ *:[f32] } R600_Reg32:{ *:[i32] }:$src0) - Complexity = 3
// Dst: R600_Reg32:{ *:[f32] }:$src0
/* 29236*/ /*SwitchType*/ 7, MVT::v2i32,// ->29245
/* 29238*/ OPC_CheckChild0Type, MVT::v2f32,
/* 29240*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 29242*/ OPC_CompleteMatch, 1, 0,
// Src: (bitconvert:{ *:[v2i32] } R600_Reg64:{ *:[v2f32] }:$src0) - Complexity = 3
// Dst: R600_Reg64:{ *:[v2i32] }:$src0
/* 29245*/ /*SwitchType*/ 7, MVT::v4i32,// ->29254
/* 29247*/ OPC_CheckChild0Type, MVT::v4f32,
/* 29249*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 29251*/ OPC_CompleteMatch, 1, 0,
// Src: (bitconvert:{ *:[v4i32] } R600_Reg128:{ *:[v4f32] }:$src0) - Complexity = 3
// Dst: R600_Reg128:{ *:[v4i32] }:$src0
/* 29254*/ /*SwitchType*/ 7, MVT::v2f32,// ->29263
/* 29256*/ OPC_CheckChild0Type, MVT::v2i32,
/* 29258*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 29260*/ OPC_CompleteMatch, 1, 0,
// Src: (bitconvert:{ *:[v2f32] } R600_Reg64:{ *:[v2i32] }:$src0) - Complexity = 3
// Dst: R600_Reg64:{ *:[v2f32] }:$src0
/* 29263*/ /*SwitchType*/ 7, MVT::v4f32,// ->29272
/* 29265*/ OPC_CheckChild0Type, MVT::v4i32,
/* 29267*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 29269*/ OPC_CompleteMatch, 1, 0,
// Src: (bitconvert:{ *:[v4f32] } R600_Reg128:{ *:[v4i32] }:$src0) - Complexity = 3
// Dst: R600_Reg128:{ *:[v4f32] }:$src0
/* 29272*/ 0, // EndSwitchType
/* 29273*/ /*SwitchOpcode*/ 8, TARGET_VAL(AMDGPUISD::DWORDADDR),// ->29284
/* 29276*/ OPC_RecordChild0, // #0 = $addr
/* 29277*/ OPC_CheckType, MVT::i32,
/* 29279*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 29281*/ OPC_CompleteMatch, 1, 0,
// Src: (AMDGPUdwordaddr:{ *:[i32] } R600_Reg32:{ *:[i32] }:$addr) - Complexity = 3
// Dst: R600_Reg32:{ *:[i32] }:$addr
/* 29284*/ /*SwitchOpcode*/ 9, TARGET_VAL(AMDGPUISD::DUMMY_CHAIN),// ->29296
/* 29287*/ OPC_RecordNode, // #0 = 'R600dummy_chain' chained node
/* 29288*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 29290*/ OPC_EmitMergeInputChains1_0,
/* 29291*/ OPC_MorphNodeTo0, TARGET_VAL(R600::DUMMY_CHAIN), 0|OPFL_Chain,
0/*#Ops*/,
// Src: (R600dummy_chain) - Complexity = 3
// Dst: (DUMMY_CHAIN)
/* 29296*/ /*SwitchOpcode*/ 104, TARGET_VAL(ISD::SUB),// ->29403
/* 29299*/ OPC_RecordChild0, // #0 = $src0
/* 29300*/ OPC_RecordChild1, // #1 = $src1
/* 29301*/ OPC_CheckType, MVT::i32,
/* 29303*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 29305*/ OPC_EmitInteger, MVT::i32, 0,
/* 29308*/ OPC_EmitInteger, MVT::i32, 0,
/* 29311*/ OPC_EmitInteger, MVT::i32, 1,
/* 29314*/ OPC_EmitInteger, MVT::i32, 0,
/* 29317*/ OPC_EmitInteger, MVT::i32, 0,
/* 29320*/ OPC_EmitInteger, MVT::i32, 0,
/* 29323*/ OPC_EmitInteger, MVT::i32, 0,
/* 29326*/ OPC_EmitInteger, MVT::i32, 0,
/* 29329*/ OPC_EmitInteger, MVT::i32, 0,
/* 29332*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 29344*/ OPC_EmitInteger, MVT::i32, 0,
/* 29347*/ OPC_EmitInteger, MVT::i32, 0,
/* 29350*/ OPC_EmitInteger, MVT::i32, 0,
/* 29353*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 29365*/ OPC_EmitInteger, MVT::i32, 1,
/* 29368*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 29371*/ OPC_EmitInteger, MVT::i32, 0,
/* 29374*/ OPC_EmitInteger, MVT::i32, 0,
/* 29377*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SUB_INT), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (sub:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (SUB_INT:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 29403*/ /*SwitchOpcode*/ 104, TARGET_VAL(ISD::SMAX),// ->29510
/* 29406*/ OPC_RecordChild0, // #0 = $src0
/* 29407*/ OPC_RecordChild1, // #1 = $src1
/* 29408*/ OPC_CheckType, MVT::i32,
/* 29410*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 29412*/ OPC_EmitInteger, MVT::i32, 0,
/* 29415*/ OPC_EmitInteger, MVT::i32, 0,
/* 29418*/ OPC_EmitInteger, MVT::i32, 1,
/* 29421*/ OPC_EmitInteger, MVT::i32, 0,
/* 29424*/ OPC_EmitInteger, MVT::i32, 0,
/* 29427*/ OPC_EmitInteger, MVT::i32, 0,
/* 29430*/ OPC_EmitInteger, MVT::i32, 0,
/* 29433*/ OPC_EmitInteger, MVT::i32, 0,
/* 29436*/ OPC_EmitInteger, MVT::i32, 0,
/* 29439*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 29451*/ OPC_EmitInteger, MVT::i32, 0,
/* 29454*/ OPC_EmitInteger, MVT::i32, 0,
/* 29457*/ OPC_EmitInteger, MVT::i32, 0,
/* 29460*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 29472*/ OPC_EmitInteger, MVT::i32, 1,
/* 29475*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 29478*/ OPC_EmitInteger, MVT::i32, 0,
/* 29481*/ OPC_EmitInteger, MVT::i32, 0,
/* 29484*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MAX_INT), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (smax:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (MAX_INT:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 29510*/ /*SwitchOpcode*/ 104, TARGET_VAL(ISD::SMIN),// ->29617
/* 29513*/ OPC_RecordChild0, // #0 = $src0
/* 29514*/ OPC_RecordChild1, // #1 = $src1
/* 29515*/ OPC_CheckType, MVT::i32,
/* 29517*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 29519*/ OPC_EmitInteger, MVT::i32, 0,
/* 29522*/ OPC_EmitInteger, MVT::i32, 0,
/* 29525*/ OPC_EmitInteger, MVT::i32, 1,
/* 29528*/ OPC_EmitInteger, MVT::i32, 0,
/* 29531*/ OPC_EmitInteger, MVT::i32, 0,
/* 29534*/ OPC_EmitInteger, MVT::i32, 0,
/* 29537*/ OPC_EmitInteger, MVT::i32, 0,
/* 29540*/ OPC_EmitInteger, MVT::i32, 0,
/* 29543*/ OPC_EmitInteger, MVT::i32, 0,
/* 29546*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 29558*/ OPC_EmitInteger, MVT::i32, 0,
/* 29561*/ OPC_EmitInteger, MVT::i32, 0,
/* 29564*/ OPC_EmitInteger, MVT::i32, 0,
/* 29567*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 29579*/ OPC_EmitInteger, MVT::i32, 1,
/* 29582*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 29585*/ OPC_EmitInteger, MVT::i32, 0,
/* 29588*/ OPC_EmitInteger, MVT::i32, 0,
/* 29591*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MIN_INT), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (smin:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (MIN_INT:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 29617*/ /*SwitchOpcode*/ 104, TARGET_VAL(ISD::UMAX),// ->29724
/* 29620*/ OPC_RecordChild0, // #0 = $src0
/* 29621*/ OPC_RecordChild1, // #1 = $src1
/* 29622*/ OPC_CheckType, MVT::i32,
/* 29624*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 29626*/ OPC_EmitInteger, MVT::i32, 0,
/* 29629*/ OPC_EmitInteger, MVT::i32, 0,
/* 29632*/ OPC_EmitInteger, MVT::i32, 1,
/* 29635*/ OPC_EmitInteger, MVT::i32, 0,
/* 29638*/ OPC_EmitInteger, MVT::i32, 0,
/* 29641*/ OPC_EmitInteger, MVT::i32, 0,
/* 29644*/ OPC_EmitInteger, MVT::i32, 0,
/* 29647*/ OPC_EmitInteger, MVT::i32, 0,
/* 29650*/ OPC_EmitInteger, MVT::i32, 0,
/* 29653*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 29665*/ OPC_EmitInteger, MVT::i32, 0,
/* 29668*/ OPC_EmitInteger, MVT::i32, 0,
/* 29671*/ OPC_EmitInteger, MVT::i32, 0,
/* 29674*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 29686*/ OPC_EmitInteger, MVT::i32, 1,
/* 29689*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 29692*/ OPC_EmitInteger, MVT::i32, 0,
/* 29695*/ OPC_EmitInteger, MVT::i32, 0,
/* 29698*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MAX_UINT), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (umax:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (MAX_UINT:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 29724*/ /*SwitchOpcode*/ 104, TARGET_VAL(ISD::UMIN),// ->29831
/* 29727*/ OPC_RecordChild0, // #0 = $src0
/* 29728*/ OPC_RecordChild1, // #1 = $src1
/* 29729*/ OPC_CheckType, MVT::i32,
/* 29731*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 29733*/ OPC_EmitInteger, MVT::i32, 0,
/* 29736*/ OPC_EmitInteger, MVT::i32, 0,
/* 29739*/ OPC_EmitInteger, MVT::i32, 1,
/* 29742*/ OPC_EmitInteger, MVT::i32, 0,
/* 29745*/ OPC_EmitInteger, MVT::i32, 0,
/* 29748*/ OPC_EmitInteger, MVT::i32, 0,
/* 29751*/ OPC_EmitInteger, MVT::i32, 0,
/* 29754*/ OPC_EmitInteger, MVT::i32, 0,
/* 29757*/ OPC_EmitInteger, MVT::i32, 0,
/* 29760*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 29772*/ OPC_EmitInteger, MVT::i32, 0,
/* 29775*/ OPC_EmitInteger, MVT::i32, 0,
/* 29778*/ OPC_EmitInteger, MVT::i32, 0,
/* 29781*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 29793*/ OPC_EmitInteger, MVT::i32, 1,
/* 29796*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 29799*/ OPC_EmitInteger, MVT::i32, 0,
/* 29802*/ OPC_EmitInteger, MVT::i32, 0,
/* 29805*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MIN_UINT), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (umin:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (MIN_UINT:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 29831*/ /*SwitchOpcode*/ 78|128,1/*206*/, TARGET_VAL(ISD::FP_TO_SINT),// ->30041
/* 29835*/ OPC_RecordChild0, // #0 = $src0
/* 29836*/ OPC_CheckChild0Type, MVT::f32,
/* 29838*/ OPC_CheckType, MVT::i32,
/* 29840*/ OPC_Scope, 66, /*->29908*/ // 2 children in Scope
/* 29842*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 29844*/ OPC_EmitInteger, MVT::i32, 1,
/* 29847*/ OPC_EmitInteger, MVT::i32, 0,
/* 29850*/ OPC_EmitInteger, MVT::i32, 0,
/* 29853*/ OPC_EmitInteger, MVT::i32, 0,
/* 29856*/ OPC_EmitInteger, MVT::i32, 0,
/* 29859*/ OPC_EmitInteger, MVT::i32, 0,
/* 29862*/ OPC_EmitInteger, MVT::i32, 0,
/* 29865*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 29877*/ OPC_EmitInteger, MVT::i32, 1,
/* 29880*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 29883*/ OPC_EmitInteger, MVT::i32, 0,
/* 29886*/ OPC_EmitInteger, MVT::i32, 0,
/* 29889*/ OPC_MorphNodeTo1, TARGET_VAL(R600::FLT_TO_INT_r600), 0,
MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (fp_to_sint:{ *:[i32] } R600_Reg32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (FLT_TO_INT_r600:{ *:[i32] } R600_Reg32:{ *:[f32] }:$src0)
/* 29908*/ /*Scope*/ 2|128,1/*130*/, /*->30040*/
/* 29910*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 29912*/ OPC_EmitInteger, MVT::i32, 1,
/* 29915*/ OPC_EmitInteger, MVT::i32, 0,
/* 29918*/ OPC_EmitInteger, MVT::i32, 0,
/* 29921*/ OPC_EmitInteger, MVT::i32, 0,
/* 29924*/ OPC_EmitInteger, MVT::i32, 1,
/* 29927*/ OPC_EmitInteger, MVT::i32, 0,
/* 29930*/ OPC_EmitInteger, MVT::i32, 0,
/* 29933*/ OPC_EmitInteger, MVT::i32, 0,
/* 29936*/ OPC_EmitInteger, MVT::i32, 0,
/* 29939*/ OPC_EmitInteger, MVT::i32, 0,
/* 29942*/ OPC_EmitInteger, MVT::i32, 0,
/* 29945*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 29957*/ OPC_EmitInteger, MVT::i32, 1,
/* 29960*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 29963*/ OPC_EmitInteger, MVT::i32, 0,
/* 29966*/ OPC_EmitInteger, MVT::i32, 0,
/* 29969*/ OPC_EmitNode1, TARGET_VAL(R600::TRUNC), 0,
MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16, // Results = #17
/* 29988*/ OPC_EmitInteger, MVT::i32, 0,
/* 29991*/ OPC_EmitInteger, MVT::i32, 0,
/* 29994*/ OPC_EmitInteger, MVT::i32, 0,
/* 29997*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 30009*/ OPC_EmitInteger, MVT::i32, 1,
/* 30012*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 30015*/ OPC_EmitInteger, MVT::i32, 0,
/* 30018*/ OPC_EmitInteger, MVT::i32, 0,
/* 30021*/ OPC_MorphNodeTo1, TARGET_VAL(R600::FLT_TO_INT_eg), 0,
MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25,
// Src: (fp_to_sint:{ *:[i32] } f32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (FLT_TO_INT_eg:{ *:[i32] } (TRUNC:{ *:[i32] } ?:{ *:[f32] }:$src0))
/* 30040*/ 0, /*End of Scope*/
/* 30041*/ /*SwitchOpcode*/ 78|128,1/*206*/, TARGET_VAL(ISD::FP_TO_UINT),// ->30251
/* 30045*/ OPC_RecordChild0, // #0 = $src0
/* 30046*/ OPC_CheckChild0Type, MVT::f32,
/* 30048*/ OPC_CheckType, MVT::i32,
/* 30050*/ OPC_Scope, 66, /*->30118*/ // 2 children in Scope
/* 30052*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 30054*/ OPC_EmitInteger, MVT::i32, 1,
/* 30057*/ OPC_EmitInteger, MVT::i32, 0,
/* 30060*/ OPC_EmitInteger, MVT::i32, 0,
/* 30063*/ OPC_EmitInteger, MVT::i32, 0,
/* 30066*/ OPC_EmitInteger, MVT::i32, 0,
/* 30069*/ OPC_EmitInteger, MVT::i32, 0,
/* 30072*/ OPC_EmitInteger, MVT::i32, 0,
/* 30075*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 30087*/ OPC_EmitInteger, MVT::i32, 1,
/* 30090*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 30093*/ OPC_EmitInteger, MVT::i32, 0,
/* 30096*/ OPC_EmitInteger, MVT::i32, 0,
/* 30099*/ OPC_MorphNodeTo1, TARGET_VAL(R600::FLT_TO_UINT_r600), 0,
MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (fp_to_uint:{ *:[i32] } R600_Reg32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (FLT_TO_UINT_r600:{ *:[i32] } R600_Reg32:{ *:[f32] }:$src0)
/* 30118*/ /*Scope*/ 2|128,1/*130*/, /*->30250*/
/* 30120*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 30122*/ OPC_EmitInteger, MVT::i32, 1,
/* 30125*/ OPC_EmitInteger, MVT::i32, 0,
/* 30128*/ OPC_EmitInteger, MVT::i32, 0,
/* 30131*/ OPC_EmitInteger, MVT::i32, 0,
/* 30134*/ OPC_EmitInteger, MVT::i32, 1,
/* 30137*/ OPC_EmitInteger, MVT::i32, 0,
/* 30140*/ OPC_EmitInteger, MVT::i32, 0,
/* 30143*/ OPC_EmitInteger, MVT::i32, 0,
/* 30146*/ OPC_EmitInteger, MVT::i32, 0,
/* 30149*/ OPC_EmitInteger, MVT::i32, 0,
/* 30152*/ OPC_EmitInteger, MVT::i32, 0,
/* 30155*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 30167*/ OPC_EmitInteger, MVT::i32, 1,
/* 30170*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 30173*/ OPC_EmitInteger, MVT::i32, 0,
/* 30176*/ OPC_EmitInteger, MVT::i32, 0,
/* 30179*/ OPC_EmitNode1, TARGET_VAL(R600::TRUNC), 0,
MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16, // Results = #17
/* 30198*/ OPC_EmitInteger, MVT::i32, 0,
/* 30201*/ OPC_EmitInteger, MVT::i32, 0,
/* 30204*/ OPC_EmitInteger, MVT::i32, 0,
/* 30207*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 30219*/ OPC_EmitInteger, MVT::i32, 1,
/* 30222*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 30225*/ OPC_EmitInteger, MVT::i32, 0,
/* 30228*/ OPC_EmitInteger, MVT::i32, 0,
/* 30231*/ OPC_MorphNodeTo1, TARGET_VAL(R600::FLT_TO_UINT_eg), 0,
MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25,
// Src: (fp_to_uint:{ *:[i32] } f32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (FLT_TO_UINT_eg:{ *:[i32] } (TRUNC:{ *:[i32] } ?:{ *:[f32] }:$src0))
/* 30250*/ 0, /*End of Scope*/
/* 30251*/ /*SwitchOpcode*/ 82|128,1/*210*/, TARGET_VAL(ISD::SHL),// ->30465
/* 30255*/ OPC_RecordChild0, // #0 = $src0
/* 30256*/ OPC_RecordChild1, // #1 = $src1
/* 30257*/ OPC_CheckChild1Type, MVT::i32,
/* 30259*/ OPC_CheckType, MVT::i32,
/* 30261*/ OPC_Scope, 100, /*->30363*/ // 2 children in Scope
/* 30263*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 30265*/ OPC_EmitInteger, MVT::i32, 0,
/* 30268*/ OPC_EmitInteger, MVT::i32, 0,
/* 30271*/ OPC_EmitInteger, MVT::i32, 1,
/* 30274*/ OPC_EmitInteger, MVT::i32, 0,
/* 30277*/ OPC_EmitInteger, MVT::i32, 0,
/* 30280*/ OPC_EmitInteger, MVT::i32, 0,
/* 30283*/ OPC_EmitInteger, MVT::i32, 0,
/* 30286*/ OPC_EmitInteger, MVT::i32, 0,
/* 30289*/ OPC_EmitInteger, MVT::i32, 0,
/* 30292*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 30304*/ OPC_EmitInteger, MVT::i32, 0,
/* 30307*/ OPC_EmitInteger, MVT::i32, 0,
/* 30310*/ OPC_EmitInteger, MVT::i32, 0,
/* 30313*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 30325*/ OPC_EmitInteger, MVT::i32, 1,
/* 30328*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 30331*/ OPC_EmitInteger, MVT::i32, 0,
/* 30334*/ OPC_EmitInteger, MVT::i32, 0,
/* 30337*/ OPC_MorphNodeTo1, TARGET_VAL(R600::LSHL_r600), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (shl:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (LSHL_r600:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 30363*/ /*Scope*/ 100, /*->30464*/
/* 30364*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 30366*/ OPC_EmitInteger, MVT::i32, 0,
/* 30369*/ OPC_EmitInteger, MVT::i32, 0,
/* 30372*/ OPC_EmitInteger, MVT::i32, 1,
/* 30375*/ OPC_EmitInteger, MVT::i32, 0,
/* 30378*/ OPC_EmitInteger, MVT::i32, 0,
/* 30381*/ OPC_EmitInteger, MVT::i32, 0,
/* 30384*/ OPC_EmitInteger, MVT::i32, 0,
/* 30387*/ OPC_EmitInteger, MVT::i32, 0,
/* 30390*/ OPC_EmitInteger, MVT::i32, 0,
/* 30393*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 30405*/ OPC_EmitInteger, MVT::i32, 0,
/* 30408*/ OPC_EmitInteger, MVT::i32, 0,
/* 30411*/ OPC_EmitInteger, MVT::i32, 0,
/* 30414*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 30426*/ OPC_EmitInteger, MVT::i32, 1,
/* 30429*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 30432*/ OPC_EmitInteger, MVT::i32, 0,
/* 30435*/ OPC_EmitInteger, MVT::i32, 0,
/* 30438*/ OPC_MorphNodeTo1, TARGET_VAL(R600::LSHL_eg), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (shl:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (LSHL_eg:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 30464*/ 0, /*End of Scope*/
/* 30465*/ /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::MUL),// ->30778
/* 30469*/ OPC_RecordChild0, // #0 = $src0
/* 30470*/ OPC_RecordChild1, // #1 = $src1
/* 30471*/ OPC_CheckType, MVT::i32,
/* 30473*/ OPC_Scope, 100, /*->30575*/ // 3 children in Scope
/* 30475*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 30477*/ OPC_EmitInteger, MVT::i32, 0,
/* 30480*/ OPC_EmitInteger, MVT::i32, 0,
/* 30483*/ OPC_EmitInteger, MVT::i32, 1,
/* 30486*/ OPC_EmitInteger, MVT::i32, 0,
/* 30489*/ OPC_EmitInteger, MVT::i32, 0,
/* 30492*/ OPC_EmitInteger, MVT::i32, 0,
/* 30495*/ OPC_EmitInteger, MVT::i32, 0,
/* 30498*/ OPC_EmitInteger, MVT::i32, 0,
/* 30501*/ OPC_EmitInteger, MVT::i32, 0,
/* 30504*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 30516*/ OPC_EmitInteger, MVT::i32, 0,
/* 30519*/ OPC_EmitInteger, MVT::i32, 0,
/* 30522*/ OPC_EmitInteger, MVT::i32, 0,
/* 30525*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 30537*/ OPC_EmitInteger, MVT::i32, 1,
/* 30540*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 30543*/ OPC_EmitInteger, MVT::i32, 0,
/* 30546*/ OPC_EmitInteger, MVT::i32, 0,
/* 30549*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MULLO_INT_r600), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (mul:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (MULLO_INT_r600:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 30575*/ /*Scope*/ 100, /*->30676*/
/* 30576*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 30578*/ OPC_EmitInteger, MVT::i32, 0,
/* 30581*/ OPC_EmitInteger, MVT::i32, 0,
/* 30584*/ OPC_EmitInteger, MVT::i32, 1,
/* 30587*/ OPC_EmitInteger, MVT::i32, 0,
/* 30590*/ OPC_EmitInteger, MVT::i32, 0,
/* 30593*/ OPC_EmitInteger, MVT::i32, 0,
/* 30596*/ OPC_EmitInteger, MVT::i32, 0,
/* 30599*/ OPC_EmitInteger, MVT::i32, 0,
/* 30602*/ OPC_EmitInteger, MVT::i32, 0,
/* 30605*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 30617*/ OPC_EmitInteger, MVT::i32, 0,
/* 30620*/ OPC_EmitInteger, MVT::i32, 0,
/* 30623*/ OPC_EmitInteger, MVT::i32, 0,
/* 30626*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 30638*/ OPC_EmitInteger, MVT::i32, 1,
/* 30641*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 30644*/ OPC_EmitInteger, MVT::i32, 0,
/* 30647*/ OPC_EmitInteger, MVT::i32, 0,
/* 30650*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MULLO_INT_eg), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (mul:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (MULLO_INT_eg:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 30676*/ /*Scope*/ 100, /*->30777*/
/* 30677*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 30679*/ OPC_EmitInteger, MVT::i32, 0,
/* 30682*/ OPC_EmitInteger, MVT::i32, 0,
/* 30685*/ OPC_EmitInteger, MVT::i32, 1,
/* 30688*/ OPC_EmitInteger, MVT::i32, 0,
/* 30691*/ OPC_EmitInteger, MVT::i32, 0,
/* 30694*/ OPC_EmitInteger, MVT::i32, 0,
/* 30697*/ OPC_EmitInteger, MVT::i32, 0,
/* 30700*/ OPC_EmitInteger, MVT::i32, 0,
/* 30703*/ OPC_EmitInteger, MVT::i32, 0,
/* 30706*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 30718*/ OPC_EmitInteger, MVT::i32, 0,
/* 30721*/ OPC_EmitInteger, MVT::i32, 0,
/* 30724*/ OPC_EmitInteger, MVT::i32, 0,
/* 30727*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 30739*/ OPC_EmitInteger, MVT::i32, 1,
/* 30742*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 30745*/ OPC_EmitInteger, MVT::i32, 0,
/* 30748*/ OPC_EmitInteger, MVT::i32, 0,
/* 30751*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MULLO_INT_cm), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (mul:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (MULLO_INT_cm:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 30777*/ 0, /*End of Scope*/
/* 30778*/ /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::MULHS),// ->31091
/* 30782*/ OPC_RecordChild0, // #0 = $src0
/* 30783*/ OPC_RecordChild1, // #1 = $src1
/* 30784*/ OPC_CheckType, MVT::i32,
/* 30786*/ OPC_Scope, 100, /*->30888*/ // 3 children in Scope
/* 30788*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 30790*/ OPC_EmitInteger, MVT::i32, 0,
/* 30793*/ OPC_EmitInteger, MVT::i32, 0,
/* 30796*/ OPC_EmitInteger, MVT::i32, 1,
/* 30799*/ OPC_EmitInteger, MVT::i32, 0,
/* 30802*/ OPC_EmitInteger, MVT::i32, 0,
/* 30805*/ OPC_EmitInteger, MVT::i32, 0,
/* 30808*/ OPC_EmitInteger, MVT::i32, 0,
/* 30811*/ OPC_EmitInteger, MVT::i32, 0,
/* 30814*/ OPC_EmitInteger, MVT::i32, 0,
/* 30817*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 30829*/ OPC_EmitInteger, MVT::i32, 0,
/* 30832*/ OPC_EmitInteger, MVT::i32, 0,
/* 30835*/ OPC_EmitInteger, MVT::i32, 0,
/* 30838*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 30850*/ OPC_EmitInteger, MVT::i32, 1,
/* 30853*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 30856*/ OPC_EmitInteger, MVT::i32, 0,
/* 30859*/ OPC_EmitInteger, MVT::i32, 0,
/* 30862*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MULHI_INT_r600), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (mulhs:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (MULHI_INT_r600:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 30888*/ /*Scope*/ 100, /*->30989*/
/* 30889*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 30891*/ OPC_EmitInteger, MVT::i32, 0,
/* 30894*/ OPC_EmitInteger, MVT::i32, 0,
/* 30897*/ OPC_EmitInteger, MVT::i32, 1,
/* 30900*/ OPC_EmitInteger, MVT::i32, 0,
/* 30903*/ OPC_EmitInteger, MVT::i32, 0,
/* 30906*/ OPC_EmitInteger, MVT::i32, 0,
/* 30909*/ OPC_EmitInteger, MVT::i32, 0,
/* 30912*/ OPC_EmitInteger, MVT::i32, 0,
/* 30915*/ OPC_EmitInteger, MVT::i32, 0,
/* 30918*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 30930*/ OPC_EmitInteger, MVT::i32, 0,
/* 30933*/ OPC_EmitInteger, MVT::i32, 0,
/* 30936*/ OPC_EmitInteger, MVT::i32, 0,
/* 30939*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 30951*/ OPC_EmitInteger, MVT::i32, 1,
/* 30954*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 30957*/ OPC_EmitInteger, MVT::i32, 0,
/* 30960*/ OPC_EmitInteger, MVT::i32, 0,
/* 30963*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MULHI_INT_eg), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (mulhs:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (MULHI_INT_eg:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 30989*/ /*Scope*/ 100, /*->31090*/
/* 30990*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 30992*/ OPC_EmitInteger, MVT::i32, 0,
/* 30995*/ OPC_EmitInteger, MVT::i32, 0,
/* 30998*/ OPC_EmitInteger, MVT::i32, 1,
/* 31001*/ OPC_EmitInteger, MVT::i32, 0,
/* 31004*/ OPC_EmitInteger, MVT::i32, 0,
/* 31007*/ OPC_EmitInteger, MVT::i32, 0,
/* 31010*/ OPC_EmitInteger, MVT::i32, 0,
/* 31013*/ OPC_EmitInteger, MVT::i32, 0,
/* 31016*/ OPC_EmitInteger, MVT::i32, 0,
/* 31019*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 31031*/ OPC_EmitInteger, MVT::i32, 0,
/* 31034*/ OPC_EmitInteger, MVT::i32, 0,
/* 31037*/ OPC_EmitInteger, MVT::i32, 0,
/* 31040*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 31052*/ OPC_EmitInteger, MVT::i32, 1,
/* 31055*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 31058*/ OPC_EmitInteger, MVT::i32, 0,
/* 31061*/ OPC_EmitInteger, MVT::i32, 0,
/* 31064*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MULHI_INT_cm), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (mulhs:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (MULHI_INT_cm:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 31090*/ 0, /*End of Scope*/
/* 31091*/ /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::MULHU),// ->31404
/* 31095*/ OPC_RecordChild0, // #0 = $src0
/* 31096*/ OPC_RecordChild1, // #1 = $src1
/* 31097*/ OPC_CheckType, MVT::i32,
/* 31099*/ OPC_Scope, 100, /*->31201*/ // 3 children in Scope
/* 31101*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 31103*/ OPC_EmitInteger, MVT::i32, 0,
/* 31106*/ OPC_EmitInteger, MVT::i32, 0,
/* 31109*/ OPC_EmitInteger, MVT::i32, 1,
/* 31112*/ OPC_EmitInteger, MVT::i32, 0,
/* 31115*/ OPC_EmitInteger, MVT::i32, 0,
/* 31118*/ OPC_EmitInteger, MVT::i32, 0,
/* 31121*/ OPC_EmitInteger, MVT::i32, 0,
/* 31124*/ OPC_EmitInteger, MVT::i32, 0,
/* 31127*/ OPC_EmitInteger, MVT::i32, 0,
/* 31130*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 31142*/ OPC_EmitInteger, MVT::i32, 0,
/* 31145*/ OPC_EmitInteger, MVT::i32, 0,
/* 31148*/ OPC_EmitInteger, MVT::i32, 0,
/* 31151*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 31163*/ OPC_EmitInteger, MVT::i32, 1,
/* 31166*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 31169*/ OPC_EmitInteger, MVT::i32, 0,
/* 31172*/ OPC_EmitInteger, MVT::i32, 0,
/* 31175*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MULHI_UINT_r600), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (mulhu:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (MULHI_UINT_r600:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 31201*/ /*Scope*/ 100, /*->31302*/
/* 31202*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 31204*/ OPC_EmitInteger, MVT::i32, 0,
/* 31207*/ OPC_EmitInteger, MVT::i32, 0,
/* 31210*/ OPC_EmitInteger, MVT::i32, 1,
/* 31213*/ OPC_EmitInteger, MVT::i32, 0,
/* 31216*/ OPC_EmitInteger, MVT::i32, 0,
/* 31219*/ OPC_EmitInteger, MVT::i32, 0,
/* 31222*/ OPC_EmitInteger, MVT::i32, 0,
/* 31225*/ OPC_EmitInteger, MVT::i32, 0,
/* 31228*/ OPC_EmitInteger, MVT::i32, 0,
/* 31231*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 31243*/ OPC_EmitInteger, MVT::i32, 0,
/* 31246*/ OPC_EmitInteger, MVT::i32, 0,
/* 31249*/ OPC_EmitInteger, MVT::i32, 0,
/* 31252*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 31264*/ OPC_EmitInteger, MVT::i32, 1,
/* 31267*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 31270*/ OPC_EmitInteger, MVT::i32, 0,
/* 31273*/ OPC_EmitInteger, MVT::i32, 0,
/* 31276*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MULHI_UINT_eg), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (mulhu:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (MULHI_UINT_eg:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 31302*/ /*Scope*/ 100, /*->31403*/
/* 31303*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 31305*/ OPC_EmitInteger, MVT::i32, 0,
/* 31308*/ OPC_EmitInteger, MVT::i32, 0,
/* 31311*/ OPC_EmitInteger, MVT::i32, 1,
/* 31314*/ OPC_EmitInteger, MVT::i32, 0,
/* 31317*/ OPC_EmitInteger, MVT::i32, 0,
/* 31320*/ OPC_EmitInteger, MVT::i32, 0,
/* 31323*/ OPC_EmitInteger, MVT::i32, 0,
/* 31326*/ OPC_EmitInteger, MVT::i32, 0,
/* 31329*/ OPC_EmitInteger, MVT::i32, 0,
/* 31332*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 31344*/ OPC_EmitInteger, MVT::i32, 0,
/* 31347*/ OPC_EmitInteger, MVT::i32, 0,
/* 31350*/ OPC_EmitInteger, MVT::i32, 0,
/* 31353*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 31365*/ OPC_EmitInteger, MVT::i32, 1,
/* 31368*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 31371*/ OPC_EmitInteger, MVT::i32, 0,
/* 31374*/ OPC_EmitInteger, MVT::i32, 0,
/* 31377*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MULHI_UINT_cm), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (mulhu:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (MULHI_UINT_cm:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 31403*/ 0, /*End of Scope*/
/* 31404*/ /*SwitchOpcode*/ 63|128,3/*447*/, TARGET_VAL(AMDGPUISD::URECIP),// ->31855
/* 31408*/ OPC_RecordChild0, // #0 = $src0
/* 31409*/ OPC_CheckType, MVT::i32,
/* 31411*/ OPC_Scope, 66, /*->31479*/ // 3 children in Scope
/* 31413*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 31415*/ OPC_EmitInteger, MVT::i32, 1,
/* 31418*/ OPC_EmitInteger, MVT::i32, 0,
/* 31421*/ OPC_EmitInteger, MVT::i32, 0,
/* 31424*/ OPC_EmitInteger, MVT::i32, 0,
/* 31427*/ OPC_EmitInteger, MVT::i32, 0,
/* 31430*/ OPC_EmitInteger, MVT::i32, 0,
/* 31433*/ OPC_EmitInteger, MVT::i32, 0,
/* 31436*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 31448*/ OPC_EmitInteger, MVT::i32, 1,
/* 31451*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 31454*/ OPC_EmitInteger, MVT::i32, 0,
/* 31457*/ OPC_EmitInteger, MVT::i32, 0,
/* 31460*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIP_UINT_r600), 0,
MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (AMDGPUurecip:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0) - Complexity = 3
// Dst: (RECIP_UINT_r600:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0)
/* 31479*/ /*Scope*/ 66, /*->31546*/
/* 31480*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 31482*/ OPC_EmitInteger, MVT::i32, 1,
/* 31485*/ OPC_EmitInteger, MVT::i32, 0,
/* 31488*/ OPC_EmitInteger, MVT::i32, 0,
/* 31491*/ OPC_EmitInteger, MVT::i32, 0,
/* 31494*/ OPC_EmitInteger, MVT::i32, 0,
/* 31497*/ OPC_EmitInteger, MVT::i32, 0,
/* 31500*/ OPC_EmitInteger, MVT::i32, 0,
/* 31503*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 31515*/ OPC_EmitInteger, MVT::i32, 1,
/* 31518*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 31521*/ OPC_EmitInteger, MVT::i32, 0,
/* 31524*/ OPC_EmitInteger, MVT::i32, 0,
/* 31527*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIP_UINT_eg), 0,
MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (AMDGPUurecip:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0) - Complexity = 3
// Dst: (RECIP_UINT_eg:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0)
/* 31546*/ /*Scope*/ 50|128,2/*306*/, /*->31854*/
/* 31548*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 31550*/ OPC_EmitInteger, MVT::i32, 1,
/* 31553*/ OPC_EmitInteger, MVT::i32, 0,
/* 31556*/ OPC_EmitInteger, MVT::i32, 0,
/* 31559*/ OPC_EmitInteger, MVT::i32, 0,
/* 31562*/ OPC_EmitInteger, MVT::i32, 0,
/* 31565*/ OPC_EmitInteger, MVT::i32, 0,
/* 31568*/ OPC_EmitInteger, MVT::i32, 1,
/* 31571*/ OPC_EmitInteger, MVT::i32, 0,
/* 31574*/ OPC_EmitInteger, MVT::i32, 0,
/* 31577*/ OPC_EmitInteger, MVT::i32, 0,
/* 31580*/ OPC_EmitInteger, MVT::i32, 1,
/* 31583*/ OPC_EmitInteger, MVT::i32, 0,
/* 31586*/ OPC_EmitInteger, MVT::i32, 0,
/* 31589*/ OPC_EmitInteger, MVT::i32, 0,
/* 31592*/ OPC_EmitInteger, MVT::i32, 1,
/* 31595*/ OPC_EmitInteger, MVT::i32, 0,
/* 31598*/ OPC_EmitInteger, MVT::i32, 0,
/* 31601*/ OPC_EmitInteger, MVT::i32, 0,
/* 31604*/ OPC_EmitInteger, MVT::i32, 0,
/* 31607*/ OPC_EmitInteger, MVT::i32, 0,
/* 31610*/ OPC_EmitInteger, MVT::i32, 0,
/* 31613*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 31625*/ OPC_EmitInteger, MVT::i32, 1,
/* 31628*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 31631*/ OPC_EmitInteger, MVT::i32, 0,
/* 31634*/ OPC_EmitInteger, MVT::i32, 0,
/* 31637*/ OPC_EmitNode1, TARGET_VAL(R600::UINT_TO_FLT_eg), 0,
MVT::i32, 13/*#Ops*/, 15, 16, 17, 18, 0, 19, 20, 21, 22, 23, 24, 25, 26, // Results = #27
/* 31656*/ OPC_EmitInteger, MVT::i32, 0,
/* 31659*/ OPC_EmitInteger, MVT::i32, 0,
/* 31662*/ OPC_EmitInteger, MVT::i32, 0,
/* 31665*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 31677*/ OPC_EmitInteger, MVT::i32, 1,
/* 31680*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 31683*/ OPC_EmitInteger, MVT::i32, 0,
/* 31686*/ OPC_EmitInteger, MVT::i32, 0,
/* 31689*/ OPC_EmitNode1, TARGET_VAL(R600::RECIP_IEEE_cm), 0,
MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 27, 28, 29, 30, 31, 32, 33, 34, 35, // Results = #36
/* 31708*/ OPC_EmitInteger, MVT::i32, 0,
/* 31711*/ OPC_EmitInteger, MVT::i32, 0,
/* 31714*/ OPC_EmitInteger, MVT::i32, 0,
/* 31717*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 31729*/ OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/,
/* 31736*/ OPC_EmitNode1, TARGET_VAL(R600::MOV_IMM_I32), 0,
MVT::i32, 1/*#Ops*/, 41, // Results = #42
/* 31743*/ OPC_EmitInteger, MVT::i32, 0,
/* 31746*/ OPC_EmitInteger, MVT::i32, 0,
/* 31749*/ OPC_EmitInteger, MVT::i32, 0,
/* 31752*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 31764*/ OPC_EmitInteger, MVT::i32, 1,
/* 31767*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 31770*/ OPC_EmitInteger, MVT::i32, 0,
/* 31773*/ OPC_EmitInteger, MVT::i32, 0,
/* 31776*/ OPC_EmitNode1, TARGET_VAL(R600::MUL_IEEE), 0,
MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 36, 37, 38, 39, 40, 42, 43, 44, 45, 46, 47, 48, 49, 50, // Results = #51
/* 31802*/ OPC_EmitInteger, MVT::i32, 0,
/* 31805*/ OPC_EmitInteger, MVT::i32, 0,
/* 31808*/ OPC_EmitInteger, MVT::i32, 0,
/* 31811*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 31823*/ OPC_EmitInteger, MVT::i32, 1,
/* 31826*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 31829*/ OPC_EmitInteger, MVT::i32, 0,
/* 31832*/ OPC_EmitInteger, MVT::i32, 0,
/* 31835*/ OPC_MorphNodeTo1, TARGET_VAL(R600::FLT_TO_UINT_eg), 0,
MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 51, 52, 53, 54, 55, 56, 57, 58, 59,
// Src: (AMDGPUurecip:{ *:[i32] } i32:{ *:[i32] }:$src0) - Complexity = 3
// Dst: (FLT_TO_UINT_eg:{ *:[i32] } (MUL_IEEE:{ *:[i32] } (RECIP_IEEE_cm:{ *:[i32] } (UINT_TO_FLT_eg:{ *:[i32] } ?:{ *:[i32] }:$src0)), (MOV_IMM_I32:{ *:[i32] } 1333788672:{ *:[i32] })))
/* 31854*/ 0, /*End of Scope*/
/* 31855*/ /*SwitchOpcode*/ 80|128,1/*208*/, TARGET_VAL(AMDGPUISD::MULHI_U24),// ->32067
/* 31859*/ OPC_RecordChild0, // #0 = $src0
/* 31860*/ OPC_RecordChild1, // #1 = $src1
/* 31861*/ OPC_CheckType, MVT::i32,
/* 31863*/ OPC_Scope, 100, /*->31965*/ // 2 children in Scope
/* 31865*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 31867*/ OPC_EmitInteger, MVT::i32, 0,
/* 31870*/ OPC_EmitInteger, MVT::i32, 0,
/* 31873*/ OPC_EmitInteger, MVT::i32, 1,
/* 31876*/ OPC_EmitInteger, MVT::i32, 0,
/* 31879*/ OPC_EmitInteger, MVT::i32, 0,
/* 31882*/ OPC_EmitInteger, MVT::i32, 0,
/* 31885*/ OPC_EmitInteger, MVT::i32, 0,
/* 31888*/ OPC_EmitInteger, MVT::i32, 0,
/* 31891*/ OPC_EmitInteger, MVT::i32, 0,
/* 31894*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 31906*/ OPC_EmitInteger, MVT::i32, 0,
/* 31909*/ OPC_EmitInteger, MVT::i32, 0,
/* 31912*/ OPC_EmitInteger, MVT::i32, 0,
/* 31915*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 31927*/ OPC_EmitInteger, MVT::i32, 1,
/* 31930*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 31933*/ OPC_EmitInteger, MVT::i32, 0,
/* 31936*/ OPC_EmitInteger, MVT::i32, 0,
/* 31939*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MULHI_UINT24_eg), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (AMDGPUmulhi_u24:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (MULHI_UINT24_eg:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 31965*/ /*Scope*/ 100, /*->32066*/
/* 31966*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 31968*/ OPC_EmitInteger, MVT::i32, 0,
/* 31971*/ OPC_EmitInteger, MVT::i32, 0,
/* 31974*/ OPC_EmitInteger, MVT::i32, 1,
/* 31977*/ OPC_EmitInteger, MVT::i32, 0,
/* 31980*/ OPC_EmitInteger, MVT::i32, 0,
/* 31983*/ OPC_EmitInteger, MVT::i32, 0,
/* 31986*/ OPC_EmitInteger, MVT::i32, 0,
/* 31989*/ OPC_EmitInteger, MVT::i32, 0,
/* 31992*/ OPC_EmitInteger, MVT::i32, 0,
/* 31995*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 32007*/ OPC_EmitInteger, MVT::i32, 0,
/* 32010*/ OPC_EmitInteger, MVT::i32, 0,
/* 32013*/ OPC_EmitInteger, MVT::i32, 0,
/* 32016*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 32028*/ OPC_EmitInteger, MVT::i32, 1,
/* 32031*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 32034*/ OPC_EmitInteger, MVT::i32, 0,
/* 32037*/ OPC_EmitInteger, MVT::i32, 0,
/* 32040*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MULHI_UINT_cm24), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (AMDGPUmulhi_u24:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (MULHI_UINT_cm24:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 32066*/ 0, /*End of Scope*/
/* 32067*/ /*SwitchOpcode*/ 105, TARGET_VAL(AMDGPUISD::BFE_U32),// ->32175
/* 32070*/ OPC_RecordChild0, // #0 = $src0
/* 32071*/ OPC_RecordChild1, // #1 = $src1
/* 32072*/ OPC_RecordChild2, // #2 = $src2
/* 32073*/ OPC_CheckChild2Type, MVT::i32,
/* 32075*/ OPC_CheckType, MVT::i32,
/* 32077*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 32079*/ OPC_EmitInteger, MVT::i32, 0,
/* 32082*/ OPC_EmitInteger, MVT::i32, 0,
/* 32085*/ OPC_EmitInteger, MVT::i32, 0,
/* 32088*/ OPC_EmitInteger, MVT::i32, 0,
/* 32091*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 32103*/ OPC_EmitInteger, MVT::i32, 0,
/* 32106*/ OPC_EmitInteger, MVT::i32, 0,
/* 32109*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 32121*/ OPC_EmitInteger, MVT::i32, 0,
/* 32124*/ OPC_EmitInteger, MVT::i32, 0,
/* 32127*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 32139*/ OPC_EmitInteger, MVT::i32, 1,
/* 32142*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 32145*/ OPC_EmitInteger, MVT::i32, 0,
/* 32148*/ OPC_EmitInteger, MVT::i32, 0,
/* 32151*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFE_UINT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (AMDGPUbfe_u32:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1, i32:{ *:[i32] }:$src2) - Complexity = 3
// Dst: (BFE_UINT_eg:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1, i32:{ *:[i32] }:$src2)
/* 32175*/ /*SwitchOpcode*/ 105, TARGET_VAL(AMDGPUISD::BFE_I32),// ->32283
/* 32178*/ OPC_RecordChild0, // #0 = $src0
/* 32179*/ OPC_RecordChild1, // #1 = $src1
/* 32180*/ OPC_RecordChild2, // #2 = $src2
/* 32181*/ OPC_CheckChild2Type, MVT::i32,
/* 32183*/ OPC_CheckType, MVT::i32,
/* 32185*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 32187*/ OPC_EmitInteger, MVT::i32, 0,
/* 32190*/ OPC_EmitInteger, MVT::i32, 0,
/* 32193*/ OPC_EmitInteger, MVT::i32, 0,
/* 32196*/ OPC_EmitInteger, MVT::i32, 0,
/* 32199*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 32211*/ OPC_EmitInteger, MVT::i32, 0,
/* 32214*/ OPC_EmitInteger, MVT::i32, 0,
/* 32217*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 32229*/ OPC_EmitInteger, MVT::i32, 0,
/* 32232*/ OPC_EmitInteger, MVT::i32, 0,
/* 32235*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 32247*/ OPC_EmitInteger, MVT::i32, 1,
/* 32250*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 32253*/ OPC_EmitInteger, MVT::i32, 0,
/* 32256*/ OPC_EmitInteger, MVT::i32, 0,
/* 32259*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFE_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (AMDGPUbfe_i32:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1, i32:{ *:[i32] }:$src2) - Complexity = 3
// Dst: (BFE_INT_eg:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1, i32:{ *:[i32] }:$src2)
/* 32283*/ /*SwitchOpcode*/ 105, TARGET_VAL(AMDGPUISD::BFI),// ->32391
/* 32286*/ OPC_RecordChild0, // #0 = $src0
/* 32287*/ OPC_RecordChild1, // #1 = $src1
/* 32288*/ OPC_RecordChild2, // #2 = $src2
/* 32289*/ OPC_CheckChild2Type, MVT::i32,
/* 32291*/ OPC_CheckType, MVT::i32,
/* 32293*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 32295*/ OPC_EmitInteger, MVT::i32, 0,
/* 32298*/ OPC_EmitInteger, MVT::i32, 0,
/* 32301*/ OPC_EmitInteger, MVT::i32, 0,
/* 32304*/ OPC_EmitInteger, MVT::i32, 0,
/* 32307*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 32319*/ OPC_EmitInteger, MVT::i32, 0,
/* 32322*/ OPC_EmitInteger, MVT::i32, 0,
/* 32325*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 32337*/ OPC_EmitInteger, MVT::i32, 0,
/* 32340*/ OPC_EmitInteger, MVT::i32, 0,
/* 32343*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 32355*/ OPC_EmitInteger, MVT::i32, 1,
/* 32358*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 32361*/ OPC_EmitInteger, MVT::i32, 0,
/* 32364*/ OPC_EmitInteger, MVT::i32, 0,
/* 32367*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (AMDGPUbfi:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1, i32:{ *:[i32] }:$src2) - Complexity = 3
// Dst: (BFI_INT_eg:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1, i32:{ *:[i32] }:$src2)
/* 32391*/ /*SwitchOpcode*/ 92|128,2/*348*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->32743
/* 32395*/ OPC_RecordChild0, // #0 = $src
/* 32396*/ OPC_MoveChild1,
/* 32397*/ OPC_Scope, 109, /*->32508*/ // 3 children in Scope
/* 32399*/ OPC_CheckValueType, MVT::i1,
/* 32401*/ OPC_MoveParent,
/* 32402*/ OPC_CheckType, MVT::i32,
/* 32404*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 32406*/ OPC_EmitInteger, MVT::i32, 0,
/* 32409*/ OPC_EmitInteger, MVT::i32, 0,
/* 32412*/ OPC_EmitInteger, MVT::i32, 0,
/* 32415*/ OPC_EmitInteger, MVT::i32, 0,
/* 32418*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 32430*/ OPC_EmitRegister, MVT::i32, R600::ZERO,
/* 32433*/ OPC_EmitInteger, MVT::i32, 0,
/* 32436*/ OPC_EmitInteger, MVT::i32, 0,
/* 32439*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 32451*/ OPC_EmitRegister, MVT::i32, R600::ONE_INT,
/* 32454*/ OPC_EmitInteger, MVT::i32, 0,
/* 32457*/ OPC_EmitInteger, MVT::i32, 0,
/* 32460*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 32472*/ OPC_EmitInteger, MVT::i32, 1,
/* 32475*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 32478*/ OPC_EmitInteger, MVT::i32, 0,
/* 32481*/ OPC_EmitInteger, MVT::i32, 0,
/* 32484*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFE_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17,
// Src: (sext_inreg:{ *:[i32] } i32:{ *:[i32] }:$src, i1:{ *:[Other] }) - Complexity = 3
// Dst: (BFE_INT_eg:{ *:[i32] } i32:{ *:[i32] }:$src, ZERO:{ *:[i32] }, ONE_INT:{ *:[i32] })
/* 32508*/ /*Scope*/ 116, /*->32625*/
/* 32509*/ OPC_CheckValueType, MVT::i8,
/* 32511*/ OPC_MoveParent,
/* 32512*/ OPC_CheckType, MVT::i32,
/* 32514*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 32516*/ OPC_EmitInteger, MVT::i32, 0,
/* 32519*/ OPC_EmitInteger, MVT::i32, 0,
/* 32522*/ OPC_EmitInteger, MVT::i32, 0,
/* 32525*/ OPC_EmitInteger, MVT::i32, 0,
/* 32528*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 32540*/ OPC_EmitRegister, MVT::i32, R600::ZERO,
/* 32543*/ OPC_EmitInteger, MVT::i32, 0,
/* 32546*/ OPC_EmitInteger, MVT::i32, 0,
/* 32549*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 32561*/ OPC_EmitInteger, MVT::i32, 8,
/* 32564*/ OPC_EmitNode1, TARGET_VAL(R600::MOV_IMM_I32), 0,
MVT::i32, 1/*#Ops*/, 10, // Results = #11
/* 32571*/ OPC_EmitInteger, MVT::i32, 0,
/* 32574*/ OPC_EmitInteger, MVT::i32, 0,
/* 32577*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 32589*/ OPC_EmitInteger, MVT::i32, 1,
/* 32592*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 32595*/ OPC_EmitInteger, MVT::i32, 0,
/* 32598*/ OPC_EmitInteger, MVT::i32, 0,
/* 32601*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFE_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18,
// Src: (sext_inreg:{ *:[i32] } i32:{ *:[i32] }:$src, i8:{ *:[Other] }) - Complexity = 3
// Dst: (BFE_INT_eg:{ *:[i32] } i32:{ *:[i32] }:$src, ZERO:{ *:[i32] }, (MOV_IMM_I32:{ *:[i32] } 8:{ *:[i32] }))
/* 32625*/ /*Scope*/ 116, /*->32742*/
/* 32626*/ OPC_CheckValueType, MVT::i16,
/* 32628*/ OPC_MoveParent,
/* 32629*/ OPC_CheckType, MVT::i32,
/* 32631*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 32633*/ OPC_EmitInteger, MVT::i32, 0,
/* 32636*/ OPC_EmitInteger, MVT::i32, 0,
/* 32639*/ OPC_EmitInteger, MVT::i32, 0,
/* 32642*/ OPC_EmitInteger, MVT::i32, 0,
/* 32645*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 32657*/ OPC_EmitRegister, MVT::i32, R600::ZERO,
/* 32660*/ OPC_EmitInteger, MVT::i32, 0,
/* 32663*/ OPC_EmitInteger, MVT::i32, 0,
/* 32666*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 32678*/ OPC_EmitInteger, MVT::i32, 16,
/* 32681*/ OPC_EmitNode1, TARGET_VAL(R600::MOV_IMM_I32), 0,
MVT::i32, 1/*#Ops*/, 10, // Results = #11
/* 32688*/ OPC_EmitInteger, MVT::i32, 0,
/* 32691*/ OPC_EmitInteger, MVT::i32, 0,
/* 32694*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 32706*/ OPC_EmitInteger, MVT::i32, 1,
/* 32709*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 32712*/ OPC_EmitInteger, MVT::i32, 0,
/* 32715*/ OPC_EmitInteger, MVT::i32, 0,
/* 32718*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFE_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18,
// Src: (sext_inreg:{ *:[i32] } i32:{ *:[i32] }:$src, i16:{ *:[Other] }) - Complexity = 3
// Dst: (BFE_INT_eg:{ *:[i32] } i32:{ *:[i32] }:$src, ZERO:{ *:[i32] }, (MOV_IMM_I32:{ *:[i32] } 16:{ *:[i32] }))
/* 32742*/ 0, /*End of Scope*/
/* 32743*/ /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::BFM),// ->32850
/* 32746*/ OPC_RecordChild0, // #0 = $src0
/* 32747*/ OPC_RecordChild1, // #1 = $src1
/* 32748*/ OPC_CheckType, MVT::i32,
/* 32750*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 32752*/ OPC_EmitInteger, MVT::i32, 0,
/* 32755*/ OPC_EmitInteger, MVT::i32, 0,
/* 32758*/ OPC_EmitInteger, MVT::i32, 1,
/* 32761*/ OPC_EmitInteger, MVT::i32, 0,
/* 32764*/ OPC_EmitInteger, MVT::i32, 0,
/* 32767*/ OPC_EmitInteger, MVT::i32, 0,
/* 32770*/ OPC_EmitInteger, MVT::i32, 0,
/* 32773*/ OPC_EmitInteger, MVT::i32, 0,
/* 32776*/ OPC_EmitInteger, MVT::i32, 0,
/* 32779*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 32791*/ OPC_EmitInteger, MVT::i32, 0,
/* 32794*/ OPC_EmitInteger, MVT::i32, 0,
/* 32797*/ OPC_EmitInteger, MVT::i32, 0,
/* 32800*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 32812*/ OPC_EmitInteger, MVT::i32, 1,
/* 32815*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 32818*/ OPC_EmitInteger, MVT::i32, 0,
/* 32821*/ OPC_EmitInteger, MVT::i32, 0,
/* 32824*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFM_INT_eg), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (AMDGPUbfm:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (BFM_INT_eg:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)
/* 32850*/ /*SwitchOpcode*/ 105, TARGET_VAL(AMDGPUISD::MAD_U24),// ->32958
/* 32853*/ OPC_RecordChild0, // #0 = $src0
/* 32854*/ OPC_RecordChild1, // #1 = $src1
/* 32855*/ OPC_RecordChild2, // #2 = $src2
/* 32856*/ OPC_CheckChild2Type, MVT::i32,
/* 32858*/ OPC_CheckType, MVT::i32,
/* 32860*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 32862*/ OPC_EmitInteger, MVT::i32, 0,
/* 32865*/ OPC_EmitInteger, MVT::i32, 0,
/* 32868*/ OPC_EmitInteger, MVT::i32, 0,
/* 32871*/ OPC_EmitInteger, MVT::i32, 0,
/* 32874*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 32886*/ OPC_EmitInteger, MVT::i32, 0,
/* 32889*/ OPC_EmitInteger, MVT::i32, 0,
/* 32892*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 32904*/ OPC_EmitInteger, MVT::i32, 0,
/* 32907*/ OPC_EmitInteger, MVT::i32, 0,
/* 32910*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 32922*/ OPC_EmitInteger, MVT::i32, 1,
/* 32925*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 32928*/ OPC_EmitInteger, MVT::i32, 0,
/* 32931*/ OPC_EmitInteger, MVT::i32, 0,
/* 32934*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MULADD_UINT24_eg), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (AMDGPUmad_u24:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1, i32:{ *:[i32] }:$src2) - Complexity = 3
// Dst: (MULADD_UINT24_eg:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1, i32:{ *:[i32] }:$src2)
/* 32958*/ /*SwitchOpcode*/ 104, TARGET_VAL(ISD::ROTR),// ->33065
/* 32961*/ OPC_RecordChild0, // #0 = $src0
/* 32962*/ OPC_RecordChild1, // #1 = $src1
/* 32963*/ OPC_CheckChild1Type, MVT::i32,
/* 32965*/ OPC_CheckType, MVT::i32,
/* 32967*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 32969*/ OPC_EmitInteger, MVT::i32, 0,
/* 32972*/ OPC_EmitInteger, MVT::i32, 0,
/* 32975*/ OPC_EmitInteger, MVT::i32, 0,
/* 32978*/ OPC_EmitInteger, MVT::i32, 0,
/* 32981*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 32993*/ OPC_EmitInteger, MVT::i32, 0,
/* 32996*/ OPC_EmitInteger, MVT::i32, 0,
/* 32999*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 33011*/ OPC_EmitInteger, MVT::i32, 0,
/* 33014*/ OPC_EmitInteger, MVT::i32, 0,
/* 33017*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 33029*/ OPC_EmitInteger, MVT::i32, 1,
/* 33032*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 33035*/ OPC_EmitInteger, MVT::i32, 0,
/* 33038*/ OPC_EmitInteger, MVT::i32, 0,
/* 33041*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BIT_ALIGN_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 0, 7, 8, 9, 1, 10, 11, 12, 13, 14, 15, 16,
// Src: (rotr:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (BIT_ALIGN_INT_eg:{ *:[i32] } ?:{ *:[i32] }:$src0, ?:{ *:[i32] }:$src0, ?:{ *:[i32] }:$src1)
/* 33065*/ /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::MUL_U24),// ->33172
/* 33068*/ OPC_RecordChild0, // #0 = $src0
/* 33069*/ OPC_RecordChild1, // #1 = $src1
/* 33070*/ OPC_CheckType, MVT::i32,
/* 33072*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 33074*/ OPC_EmitInteger, MVT::i32, 0,
/* 33077*/ OPC_EmitInteger, MVT::i32, 0,
/* 33080*/ OPC_EmitInteger, MVT::i32, 1,
/* 33083*/ OPC_EmitInteger, MVT::i32, 0,
/* 33086*/ OPC_EmitInteger, MVT::i32, 0,
/* 33089*/ OPC_EmitInteger, MVT::i32, 0,
/* 33092*/ OPC_EmitInteger, MVT::i32, 0,
/* 33095*/ OPC_EmitInteger, MVT::i32, 0,
/* 33098*/ OPC_EmitInteger, MVT::i32, 0,
/* 33101*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 33113*/ OPC_EmitInteger, MVT::i32, 0,
/* 33116*/ OPC_EmitInteger, MVT::i32, 0,
/* 33119*/ OPC_EmitInteger, MVT::i32, 0,
/* 33122*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 33134*/ OPC_EmitInteger, MVT::i32, 1,
/* 33137*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 33140*/ OPC_EmitInteger, MVT::i32, 0,
/* 33143*/ OPC_EmitInteger, MVT::i32, 0,
/* 33146*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MUL_UINT24_eg), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (AMDGPUmul_u24:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (MUL_UINT24_eg:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)
/* 33172*/ /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::CARRY),// ->33279
/* 33175*/ OPC_RecordChild0, // #0 = $src0
/* 33176*/ OPC_RecordChild1, // #1 = $src1
/* 33177*/ OPC_CheckType, MVT::i32,
/* 33179*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 33181*/ OPC_EmitInteger, MVT::i32, 0,
/* 33184*/ OPC_EmitInteger, MVT::i32, 0,
/* 33187*/ OPC_EmitInteger, MVT::i32, 1,
/* 33190*/ OPC_EmitInteger, MVT::i32, 0,
/* 33193*/ OPC_EmitInteger, MVT::i32, 0,
/* 33196*/ OPC_EmitInteger, MVT::i32, 0,
/* 33199*/ OPC_EmitInteger, MVT::i32, 0,
/* 33202*/ OPC_EmitInteger, MVT::i32, 0,
/* 33205*/ OPC_EmitInteger, MVT::i32, 0,
/* 33208*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 33220*/ OPC_EmitInteger, MVT::i32, 0,
/* 33223*/ OPC_EmitInteger, MVT::i32, 0,
/* 33226*/ OPC_EmitInteger, MVT::i32, 0,
/* 33229*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 33241*/ OPC_EmitInteger, MVT::i32, 1,
/* 33244*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 33247*/ OPC_EmitInteger, MVT::i32, 0,
/* 33250*/ OPC_EmitInteger, MVT::i32, 0,
/* 33253*/ OPC_MorphNodeTo1, TARGET_VAL(R600::ADDC_UINT), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (AMDGPUcarry:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (ADDC_UINT:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 33279*/ /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::BORROW),// ->33386
/* 33282*/ OPC_RecordChild0, // #0 = $src0
/* 33283*/ OPC_RecordChild1, // #1 = $src1
/* 33284*/ OPC_CheckType, MVT::i32,
/* 33286*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 33288*/ OPC_EmitInteger, MVT::i32, 0,
/* 33291*/ OPC_EmitInteger, MVT::i32, 0,
/* 33294*/ OPC_EmitInteger, MVT::i32, 1,
/* 33297*/ OPC_EmitInteger, MVT::i32, 0,
/* 33300*/ OPC_EmitInteger, MVT::i32, 0,
/* 33303*/ OPC_EmitInteger, MVT::i32, 0,
/* 33306*/ OPC_EmitInteger, MVT::i32, 0,
/* 33309*/ OPC_EmitInteger, MVT::i32, 0,
/* 33312*/ OPC_EmitInteger, MVT::i32, 0,
/* 33315*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 33327*/ OPC_EmitInteger, MVT::i32, 0,
/* 33330*/ OPC_EmitInteger, MVT::i32, 0,
/* 33333*/ OPC_EmitInteger, MVT::i32, 0,
/* 33336*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 33348*/ OPC_EmitInteger, MVT::i32, 1,
/* 33351*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 33354*/ OPC_EmitInteger, MVT::i32, 0,
/* 33357*/ OPC_EmitInteger, MVT::i32, 0,
/* 33360*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SUBB_UINT), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (AMDGPUborrow:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (SUBB_UINT:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 33386*/ /*SwitchOpcode*/ 71, TARGET_VAL(AMDGPUISD::FP_TO_FP16),// ->33460
/* 33389*/ OPC_RecordChild0, // #0 = $src0
/* 33390*/ OPC_CheckChild0Type, MVT::f32,
/* 33392*/ OPC_CheckType, MVT::i32,
/* 33394*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 33396*/ OPC_EmitInteger, MVT::i32, 1,
/* 33399*/ OPC_EmitInteger, MVT::i32, 0,
/* 33402*/ OPC_EmitInteger, MVT::i32, 0,
/* 33405*/ OPC_EmitInteger, MVT::i32, 0,
/* 33408*/ OPC_EmitInteger, MVT::i32, 0,
/* 33411*/ OPC_EmitInteger, MVT::i32, 0,
/* 33414*/ OPC_EmitInteger, MVT::i32, 0,
/* 33417*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 33429*/ OPC_EmitInteger, MVT::i32, 1,
/* 33432*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 33435*/ OPC_EmitInteger, MVT::i32, 0,
/* 33438*/ OPC_EmitInteger, MVT::i32, 0,
/* 33441*/ OPC_MorphNodeTo1, TARGET_VAL(R600::FLT32_TO_FLT16), 0,
MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (AMDGPUfp_to_f16:{ *:[i32] } R600_Reg32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (FLT32_TO_FLT16:{ *:[i32] } R600_Reg32:{ *:[f32] }:$src0)
/* 33460*/ /*SwitchOpcode*/ 71, TARGET_VAL(ISD::CTPOP),// ->33534
/* 33463*/ OPC_RecordChild0, // #0 = $src0
/* 33464*/ OPC_CheckChild0Type, MVT::i32,
/* 33466*/ OPC_CheckType, MVT::i32,
/* 33468*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 33470*/ OPC_EmitInteger, MVT::i32, 1,
/* 33473*/ OPC_EmitInteger, MVT::i32, 0,
/* 33476*/ OPC_EmitInteger, MVT::i32, 0,
/* 33479*/ OPC_EmitInteger, MVT::i32, 0,
/* 33482*/ OPC_EmitInteger, MVT::i32, 0,
/* 33485*/ OPC_EmitInteger, MVT::i32, 0,
/* 33488*/ OPC_EmitInteger, MVT::i32, 0,
/* 33491*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 33503*/ OPC_EmitInteger, MVT::i32, 1,
/* 33506*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 33509*/ OPC_EmitInteger, MVT::i32, 0,
/* 33512*/ OPC_EmitInteger, MVT::i32, 0,
/* 33515*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BCNT_INT), 0,
MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (ctpop:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0) - Complexity = 3
// Dst: (BCNT_INT:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0)
/* 33534*/ /*SwitchOpcode*/ 69, TARGET_VAL(AMDGPUISD::FFBH_U32),// ->33606
/* 33537*/ OPC_RecordChild0, // #0 = $src0
/* 33538*/ OPC_CheckType, MVT::i32,
/* 33540*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 33542*/ OPC_EmitInteger, MVT::i32, 1,
/* 33545*/ OPC_EmitInteger, MVT::i32, 0,
/* 33548*/ OPC_EmitInteger, MVT::i32, 0,
/* 33551*/ OPC_EmitInteger, MVT::i32, 0,
/* 33554*/ OPC_EmitInteger, MVT::i32, 0,
/* 33557*/ OPC_EmitInteger, MVT::i32, 0,
/* 33560*/ OPC_EmitInteger, MVT::i32, 0,
/* 33563*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 33575*/ OPC_EmitInteger, MVT::i32, 1,
/* 33578*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 33581*/ OPC_EmitInteger, MVT::i32, 0,
/* 33584*/ OPC_EmitInteger, MVT::i32, 0,
/* 33587*/ OPC_MorphNodeTo1, TARGET_VAL(R600::FFBH_UINT), 0,
MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (AMDGPUffbh_u32:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0) - Complexity = 3
// Dst: (FFBH_UINT:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0)
/* 33606*/ /*SwitchOpcode*/ 69, TARGET_VAL(AMDGPUISD::FFBL_B32),// ->33678
/* 33609*/ OPC_RecordChild0, // #0 = $src0
/* 33610*/ OPC_CheckType, MVT::i32,
/* 33612*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 33614*/ OPC_EmitInteger, MVT::i32, 1,
/* 33617*/ OPC_EmitInteger, MVT::i32, 0,
/* 33620*/ OPC_EmitInteger, MVT::i32, 0,
/* 33623*/ OPC_EmitInteger, MVT::i32, 0,
/* 33626*/ OPC_EmitInteger, MVT::i32, 0,
/* 33629*/ OPC_EmitInteger, MVT::i32, 0,
/* 33632*/ OPC_EmitInteger, MVT::i32, 0,
/* 33635*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 33647*/ OPC_EmitInteger, MVT::i32, 1,
/* 33650*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 33653*/ OPC_EmitInteger, MVT::i32, 0,
/* 33656*/ OPC_EmitInteger, MVT::i32, 0,
/* 33659*/ OPC_MorphNodeTo1, TARGET_VAL(R600::FFBL_INT), 0,
MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (AMDGPUffbl_b32:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0) - Complexity = 3
// Dst: (FFBL_INT:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0)
/* 33678*/ /*SwitchOpcode*/ 105, TARGET_VAL(AMDGPUISD::MAD_I24),// ->33786
/* 33681*/ OPC_RecordChild0, // #0 = $src0
/* 33682*/ OPC_RecordChild1, // #1 = $src1
/* 33683*/ OPC_RecordChild2, // #2 = $src2
/* 33684*/ OPC_CheckChild2Type, MVT::i32,
/* 33686*/ OPC_CheckType, MVT::i32,
/* 33688*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 33690*/ OPC_EmitInteger, MVT::i32, 0,
/* 33693*/ OPC_EmitInteger, MVT::i32, 0,
/* 33696*/ OPC_EmitInteger, MVT::i32, 0,
/* 33699*/ OPC_EmitInteger, MVT::i32, 0,
/* 33702*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 33714*/ OPC_EmitInteger, MVT::i32, 0,
/* 33717*/ OPC_EmitInteger, MVT::i32, 0,
/* 33720*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 33732*/ OPC_EmitInteger, MVT::i32, 0,
/* 33735*/ OPC_EmitInteger, MVT::i32, 0,
/* 33738*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 33750*/ OPC_EmitInteger, MVT::i32, 1,
/* 33753*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 33756*/ OPC_EmitInteger, MVT::i32, 0,
/* 33759*/ OPC_EmitInteger, MVT::i32, 0,
/* 33762*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MULADD_INT24_cm), 0,
MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (AMDGPUmad_i24:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1, i32:{ *:[i32] }:$src2) - Complexity = 3
// Dst: (MULADD_INT24_cm:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1, i32:{ *:[i32] }:$src2)
/* 33786*/ /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::MUL_I24),// ->33893
/* 33789*/ OPC_RecordChild0, // #0 = $src0
/* 33790*/ OPC_RecordChild1, // #1 = $src1
/* 33791*/ OPC_CheckType, MVT::i32,
/* 33793*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 33795*/ OPC_EmitInteger, MVT::i32, 0,
/* 33798*/ OPC_EmitInteger, MVT::i32, 0,
/* 33801*/ OPC_EmitInteger, MVT::i32, 1,
/* 33804*/ OPC_EmitInteger, MVT::i32, 0,
/* 33807*/ OPC_EmitInteger, MVT::i32, 0,
/* 33810*/ OPC_EmitInteger, MVT::i32, 0,
/* 33813*/ OPC_EmitInteger, MVT::i32, 0,
/* 33816*/ OPC_EmitInteger, MVT::i32, 0,
/* 33819*/ OPC_EmitInteger, MVT::i32, 0,
/* 33822*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 33834*/ OPC_EmitInteger, MVT::i32, 0,
/* 33837*/ OPC_EmitInteger, MVT::i32, 0,
/* 33840*/ OPC_EmitInteger, MVT::i32, 0,
/* 33843*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 33855*/ OPC_EmitInteger, MVT::i32, 1,
/* 33858*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 33861*/ OPC_EmitInteger, MVT::i32, 0,
/* 33864*/ OPC_EmitInteger, MVT::i32, 0,
/* 33867*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MUL_INT24_cm), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (AMDGPUmul_i24:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (MUL_INT24_cm:{ *:[i32] } i32:{ *:[i32] }:$src0, i32:{ *:[i32] }:$src1)
/* 33893*/ /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::MULHI_I24),// ->34000
/* 33896*/ OPC_RecordChild0, // #0 = $src0
/* 33897*/ OPC_RecordChild1, // #1 = $src1
/* 33898*/ OPC_CheckType, MVT::i32,
/* 33900*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 33902*/ OPC_EmitInteger, MVT::i32, 0,
/* 33905*/ OPC_EmitInteger, MVT::i32, 0,
/* 33908*/ OPC_EmitInteger, MVT::i32, 1,
/* 33911*/ OPC_EmitInteger, MVT::i32, 0,
/* 33914*/ OPC_EmitInteger, MVT::i32, 0,
/* 33917*/ OPC_EmitInteger, MVT::i32, 0,
/* 33920*/ OPC_EmitInteger, MVT::i32, 0,
/* 33923*/ OPC_EmitInteger, MVT::i32, 0,
/* 33926*/ OPC_EmitInteger, MVT::i32, 0,
/* 33929*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 33941*/ OPC_EmitInteger, MVT::i32, 0,
/* 33944*/ OPC_EmitInteger, MVT::i32, 0,
/* 33947*/ OPC_EmitInteger, MVT::i32, 0,
/* 33950*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 33962*/ OPC_EmitInteger, MVT::i32, 1,
/* 33965*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 33968*/ OPC_EmitInteger, MVT::i32, 0,
/* 33971*/ OPC_EmitInteger, MVT::i32, 0,
/* 33974*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MULHI_INT_cm24), 0,
MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (AMDGPUmulhi_i24:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1) - Complexity = 3
// Dst: (MULHI_INT_cm24:{ *:[i32] } R600_Reg32:{ *:[i32] }:$src0, R600_Reg32:{ *:[i32] }:$src1)
/* 34000*/ /*SwitchOpcode*/ 8, TARGET_VAL(AMDGPUISD::ENDPGM),// ->34011
/* 34003*/ OPC_RecordNode, // #0 = 'AMDGPUendpgm' chained node
/* 34004*/ OPC_CaptureGlueInput,
/* 34005*/ OPC_EmitMergeInputChains1_0,
/* 34006*/ OPC_MorphNodeTo0, TARGET_VAL(R600::RETURN), 0|OPFL_Chain|OPFL_GlueInput,
0/*#Ops*/,
// Src: (AMDGPUendpgm) - Complexity = 3
// Dst: (RETURN)
/* 34011*/ /*SwitchOpcode*/ 14, TARGET_VAL(ISD::Constant),// ->34028
/* 34014*/ OPC_RecordNode, // #0 = $val
/* 34015*/ OPC_CheckType, MVT::i32,
/* 34017*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 34019*/ OPC_EmitConvertToTarget, 0,
/* 34021*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MOV_IMM_I32), 0,
MVT::i32, 1/*#Ops*/, 1,
// Src: (imm:{ *:[i32] }):$val - Complexity = 3
// Dst: (MOV_IMM_I32:{ *:[i32] } (imm:{ *:[i32] }):$val)
/* 34028*/ /*SwitchOpcode*/ 14, TARGET_VAL(ISD::BR),// ->34045
/* 34031*/ OPC_RecordNode, // #0 = 'br' chained node
/* 34032*/ OPC_RecordChild1, // #1 = $target
/* 34033*/ OPC_MoveChild1,
/* 34034*/ OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/* 34037*/ OPC_MoveParent,
/* 34038*/ OPC_EmitMergeInputChains1_0,
/* 34039*/ OPC_MorphNodeTo0, TARGET_VAL(R600::BRANCH), 0|OPFL_Chain,
1/*#Ops*/, 1,
// Src: (br (bb:{ *:[Other] }):$target) - Complexity = 3
// Dst: (BRANCH (bb:{ *:[Other] }):$target)
/* 34045*/ /*SwitchOpcode*/ 32, TARGET_VAL(AMDGPUISD::BRANCH_COND),// ->34080
/* 34048*/ OPC_RecordNode, // #0 = 'IL_brcond' chained node
/* 34049*/ OPC_RecordChild1, // #1 = $target
/* 34050*/ OPC_MoveChild1,
/* 34051*/ OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/* 34054*/ OPC_MoveParent,
/* 34055*/ OPC_RecordChild2, // #2 = $src0
/* 34056*/ OPC_Scope, 10, /*->34068*/ // 2 children in Scope
/* 34058*/ OPC_CheckChild2Type, MVT::i32,
/* 34060*/ OPC_EmitMergeInputChains1_0,
/* 34061*/ OPC_MorphNodeTo0, TARGET_VAL(R600::BRANCH_COND_i32), 0|OPFL_Chain,
2/*#Ops*/, 1, 2,
// Src: (IL_brcond (bb:{ *:[Other] }):$target, R600_Reg32:{ *:[i32] }:$src0) - Complexity = 3
// Dst: (BRANCH_COND_i32 (bb:{ *:[Other] }):$target, R600_Reg32:{ *:[i32] }:$src0)
/* 34068*/ /*Scope*/ 10, /*->34079*/
/* 34069*/ OPC_CheckChild2Type, MVT::f32,
/* 34071*/ OPC_EmitMergeInputChains1_0,
/* 34072*/ OPC_MorphNodeTo0, TARGET_VAL(R600::BRANCH_COND_f32), 0|OPFL_Chain,
2/*#Ops*/, 1, 2,
// Src: (IL_brcond (bb:{ *:[Other] }):$target, R600_Reg32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (BRANCH_COND_f32 (bb:{ *:[Other] }):$target, R600_Reg32:{ *:[f32] }:$src0)
/* 34079*/ 0, /*End of Scope*/
/* 34080*/ /*SwitchOpcode*/ 66|128,7/*962*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->35046
/* 34084*/ OPC_Scope, 46|128,3/*430*/, /*->34517*/ // 5 children in Scope
/* 34087*/ OPC_CheckChild0Integer, 68|128,8/*1092*/,
/* 34090*/ OPC_Scope, 85|128,1/*213*/, /*->34306*/ // 2 children in Scope
/* 34093*/ OPC_MoveChild1,
/* 34094*/ OPC_CheckOpcode, TARGET_VAL(ISD::FSQRT),
/* 34097*/ OPC_RecordChild0, // #0 = $src
/* 34098*/ OPC_CheckType, MVT::f32,
/* 34100*/ OPC_MoveParent,
/* 34101*/ OPC_CheckType, MVT::f32,
/* 34103*/ OPC_Scope, 66, /*->34171*/ // 3 children in Scope
/* 34105*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 34107*/ OPC_EmitInteger, MVT::i32, 1,
/* 34110*/ OPC_EmitInteger, MVT::i32, 0,
/* 34113*/ OPC_EmitInteger, MVT::i32, 0,
/* 34116*/ OPC_EmitInteger, MVT::i32, 0,
/* 34119*/ OPC_EmitInteger, MVT::i32, 0,
/* 34122*/ OPC_EmitInteger, MVT::i32, 0,
/* 34125*/ OPC_EmitInteger, MVT::i32, 0,
/* 34128*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 34140*/ OPC_EmitInteger, MVT::i32, 1,
/* 34143*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 34146*/ OPC_EmitInteger, MVT::i32, 0,
/* 34149*/ OPC_EmitInteger, MVT::i32, 0,
/* 34152*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIPSQRT_IEEE_r600), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (intrinsic_wo_chain:{ *:[f32] } 1092:{ *:[iPTR] }, (fsqrt:{ *:[f32] } f32:{ *:[f32] }:$src)) - Complexity = 11
// Dst: (RECIPSQRT_IEEE_r600:{ *:[f32] } ?:{ *:[f32] }:$src)
/* 34171*/ /*Scope*/ 66, /*->34238*/
/* 34172*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 34174*/ OPC_EmitInteger, MVT::i32, 1,
/* 34177*/ OPC_EmitInteger, MVT::i32, 0,
/* 34180*/ OPC_EmitInteger, MVT::i32, 0,
/* 34183*/ OPC_EmitInteger, MVT::i32, 0,
/* 34186*/ OPC_EmitInteger, MVT::i32, 0,
/* 34189*/ OPC_EmitInteger, MVT::i32, 0,
/* 34192*/ OPC_EmitInteger, MVT::i32, 0,
/* 34195*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 34207*/ OPC_EmitInteger, MVT::i32, 1,
/* 34210*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 34213*/ OPC_EmitInteger, MVT::i32, 0,
/* 34216*/ OPC_EmitInteger, MVT::i32, 0,
/* 34219*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIPSQRT_IEEE_eg), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (intrinsic_wo_chain:{ *:[f32] } 1092:{ *:[iPTR] }, (fsqrt:{ *:[f32] } f32:{ *:[f32] }:$src)) - Complexity = 11
// Dst: (RECIPSQRT_IEEE_eg:{ *:[f32] } ?:{ *:[f32] }:$src)
/* 34238*/ /*Scope*/ 66, /*->34305*/
/* 34239*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 34241*/ OPC_EmitInteger, MVT::i32, 1,
/* 34244*/ OPC_EmitInteger, MVT::i32, 0,
/* 34247*/ OPC_EmitInteger, MVT::i32, 0,
/* 34250*/ OPC_EmitInteger, MVT::i32, 0,
/* 34253*/ OPC_EmitInteger, MVT::i32, 0,
/* 34256*/ OPC_EmitInteger, MVT::i32, 0,
/* 34259*/ OPC_EmitInteger, MVT::i32, 0,
/* 34262*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 34274*/ OPC_EmitInteger, MVT::i32, 1,
/* 34277*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 34280*/ OPC_EmitInteger, MVT::i32, 0,
/* 34283*/ OPC_EmitInteger, MVT::i32, 0,
/* 34286*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIPSQRT_IEEE_cm), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (intrinsic_wo_chain:{ *:[f32] } 1092:{ *:[iPTR] }, (fsqrt:{ *:[f32] } f32:{ *:[f32] }:$src)) - Complexity = 11
// Dst: (RECIPSQRT_IEEE_cm:{ *:[f32] } ?:{ *:[f32] }:$src)
/* 34305*/ 0, /*End of Scope*/
/* 34306*/ /*Scope*/ 80|128,1/*208*/, /*->34516*/
/* 34308*/ OPC_RecordChild1, // #0 = $src0
/* 34309*/ OPC_CheckChild1Type, MVT::f32,
/* 34311*/ OPC_CheckType, MVT::f32,
/* 34313*/ OPC_Scope, 66, /*->34381*/ // 3 children in Scope
/* 34315*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 34317*/ OPC_EmitInteger, MVT::i32, 1,
/* 34320*/ OPC_EmitInteger, MVT::i32, 0,
/* 34323*/ OPC_EmitInteger, MVT::i32, 0,
/* 34326*/ OPC_EmitInteger, MVT::i32, 0,
/* 34329*/ OPC_EmitInteger, MVT::i32, 0,
/* 34332*/ OPC_EmitInteger, MVT::i32, 0,
/* 34335*/ OPC_EmitInteger, MVT::i32, 0,
/* 34338*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 34350*/ OPC_EmitInteger, MVT::i32, 1,
/* 34353*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 34356*/ OPC_EmitInteger, MVT::i32, 0,
/* 34359*/ OPC_EmitInteger, MVT::i32, 0,
/* 34362*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIP_IEEE_r600), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (intrinsic_wo_chain:{ *:[f32] } 1092:{ *:[iPTR] }, f32:{ *:[f32] }:$src0) - Complexity = 8
// Dst: (RECIP_IEEE_r600:{ *:[f32] } f32:{ *:[f32] }:$src0)
/* 34381*/ /*Scope*/ 66, /*->34448*/
/* 34382*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 34384*/ OPC_EmitInteger, MVT::i32, 1,
/* 34387*/ OPC_EmitInteger, MVT::i32, 0,
/* 34390*/ OPC_EmitInteger, MVT::i32, 0,
/* 34393*/ OPC_EmitInteger, MVT::i32, 0,
/* 34396*/ OPC_EmitInteger, MVT::i32, 0,
/* 34399*/ OPC_EmitInteger, MVT::i32, 0,
/* 34402*/ OPC_EmitInteger, MVT::i32, 0,
/* 34405*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 34417*/ OPC_EmitInteger, MVT::i32, 1,
/* 34420*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 34423*/ OPC_EmitInteger, MVT::i32, 0,
/* 34426*/ OPC_EmitInteger, MVT::i32, 0,
/* 34429*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIP_IEEE_eg), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (intrinsic_wo_chain:{ *:[f32] } 1092:{ *:[iPTR] }, f32:{ *:[f32] }:$src0) - Complexity = 8
// Dst: (RECIP_IEEE_eg:{ *:[f32] } f32:{ *:[f32] }:$src0)
/* 34448*/ /*Scope*/ 66, /*->34515*/
/* 34449*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 34451*/ OPC_EmitInteger, MVT::i32, 1,
/* 34454*/ OPC_EmitInteger, MVT::i32, 0,
/* 34457*/ OPC_EmitInteger, MVT::i32, 0,
/* 34460*/ OPC_EmitInteger, MVT::i32, 0,
/* 34463*/ OPC_EmitInteger, MVT::i32, 0,
/* 34466*/ OPC_EmitInteger, MVT::i32, 0,
/* 34469*/ OPC_EmitInteger, MVT::i32, 0,
/* 34472*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 34484*/ OPC_EmitInteger, MVT::i32, 1,
/* 34487*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 34490*/ OPC_EmitInteger, MVT::i32, 0,
/* 34493*/ OPC_EmitInteger, MVT::i32, 0,
/* 34496*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIP_IEEE_cm), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (intrinsic_wo_chain:{ *:[f32] } 1092:{ *:[iPTR] }, f32:{ *:[f32] }:$src0) - Complexity = 8
// Dst: (RECIP_IEEE_cm:{ *:[f32] } f32:{ *:[f32] }:$src0)
/* 34515*/ 0, /*End of Scope*/
/* 34516*/ 0, /*End of Scope*/
/* 34517*/ /*Scope*/ 74, /*->34592*/
/* 34518*/ OPC_CheckChild0Integer, 44|128,4/*556*/,
/* 34521*/ OPC_RecordChild1, // #0 = $src0
/* 34522*/ OPC_CheckChild1Type, MVT::f32,
/* 34524*/ OPC_CheckType, MVT::f32,
/* 34526*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 34528*/ OPC_EmitInteger, MVT::i32, 1,
/* 34531*/ OPC_EmitInteger, MVT::i32, 0,
/* 34534*/ OPC_EmitInteger, MVT::i32, 0,
/* 34537*/ OPC_EmitInteger, MVT::i32, 0,
/* 34540*/ OPC_EmitInteger, MVT::i32, 0,
/* 34543*/ OPC_EmitInteger, MVT::i32, 0,
/* 34546*/ OPC_EmitInteger, MVT::i32, 0,
/* 34549*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 34561*/ OPC_EmitInteger, MVT::i32, 1,
/* 34564*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 34567*/ OPC_EmitInteger, MVT::i32, 0,
/* 34570*/ OPC_EmitInteger, MVT::i32, 0,
/* 34573*/ OPC_MorphNodeTo1, TARGET_VAL(R600::FRACT), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (intrinsic_wo_chain:{ *:[f32] } 556:{ *:[iPTR] }, R600_Reg32:{ *:[f32] }:$src0) - Complexity = 8
// Dst: (FRACT:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0)
/* 34592*/ /*Scope*/ 83|128,1/*211*/, /*->34805*/
/* 34594*/ OPC_CheckChild0Integer, 73|128,8/*1097*/,
/* 34597*/ OPC_RecordChild1, // #0 = $src0
/* 34598*/ OPC_CheckChild1Type, MVT::f32,
/* 34600*/ OPC_CheckType, MVT::f32,
/* 34602*/ OPC_Scope, 66, /*->34670*/ // 3 children in Scope
/* 34604*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 34606*/ OPC_EmitInteger, MVT::i32, 1,
/* 34609*/ OPC_EmitInteger, MVT::i32, 0,
/* 34612*/ OPC_EmitInteger, MVT::i32, 0,
/* 34615*/ OPC_EmitInteger, MVT::i32, 0,
/* 34618*/ OPC_EmitInteger, MVT::i32, 0,
/* 34621*/ OPC_EmitInteger, MVT::i32, 0,
/* 34624*/ OPC_EmitInteger, MVT::i32, 0,
/* 34627*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 34639*/ OPC_EmitInteger, MVT::i32, 1,
/* 34642*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 34645*/ OPC_EmitInteger, MVT::i32, 0,
/* 34648*/ OPC_EmitInteger, MVT::i32, 0,
/* 34651*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIPSQRT_CLAMPED_r600), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (intrinsic_wo_chain:{ *:[f32] } 1097:{ *:[iPTR] }, R600_Reg32:{ *:[f32] }:$src0) - Complexity = 8
// Dst: (RECIPSQRT_CLAMPED_r600:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0)
/* 34670*/ /*Scope*/ 66, /*->34737*/
/* 34671*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 34673*/ OPC_EmitInteger, MVT::i32, 1,
/* 34676*/ OPC_EmitInteger, MVT::i32, 0,
/* 34679*/ OPC_EmitInteger, MVT::i32, 0,
/* 34682*/ OPC_EmitInteger, MVT::i32, 0,
/* 34685*/ OPC_EmitInteger, MVT::i32, 0,
/* 34688*/ OPC_EmitInteger, MVT::i32, 0,
/* 34691*/ OPC_EmitInteger, MVT::i32, 0,
/* 34694*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 34706*/ OPC_EmitInteger, MVT::i32, 1,
/* 34709*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 34712*/ OPC_EmitInteger, MVT::i32, 0,
/* 34715*/ OPC_EmitInteger, MVT::i32, 0,
/* 34718*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIPSQRT_CLAMPED_eg), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (intrinsic_wo_chain:{ *:[f32] } 1097:{ *:[iPTR] }, R600_Reg32:{ *:[f32] }:$src0) - Complexity = 8
// Dst: (RECIPSQRT_CLAMPED_eg:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0)
/* 34737*/ /*Scope*/ 66, /*->34804*/
/* 34738*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 34740*/ OPC_EmitInteger, MVT::i32, 1,
/* 34743*/ OPC_EmitInteger, MVT::i32, 0,
/* 34746*/ OPC_EmitInteger, MVT::i32, 0,
/* 34749*/ OPC_EmitInteger, MVT::i32, 0,
/* 34752*/ OPC_EmitInteger, MVT::i32, 0,
/* 34755*/ OPC_EmitInteger, MVT::i32, 0,
/* 34758*/ OPC_EmitInteger, MVT::i32, 0,
/* 34761*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 34773*/ OPC_EmitInteger, MVT::i32, 1,
/* 34776*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 34779*/ OPC_EmitInteger, MVT::i32, 0,
/* 34782*/ OPC_EmitInteger, MVT::i32, 0,
/* 34785*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIPSQRT_CLAMPED_cm), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (intrinsic_wo_chain:{ *:[f32] } 1097:{ *:[iPTR] }, R600_Reg32:{ *:[f32] }:$src0) - Complexity = 8
// Dst: (RECIPSQRT_CLAMPED_cm:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0)
/* 34804*/ 0, /*End of Scope*/
/* 34805*/ /*Scope*/ 83|128,1/*211*/, /*->35018*/
/* 34807*/ OPC_CheckChild0Integer, 72|128,8/*1096*/,
/* 34810*/ OPC_RecordChild1, // #0 = $src0
/* 34811*/ OPC_CheckChild1Type, MVT::f32,
/* 34813*/ OPC_CheckType, MVT::f32,
/* 34815*/ OPC_Scope, 66, /*->34883*/ // 3 children in Scope
/* 34817*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 34819*/ OPC_EmitInteger, MVT::i32, 1,
/* 34822*/ OPC_EmitInteger, MVT::i32, 0,
/* 34825*/ OPC_EmitInteger, MVT::i32, 0,
/* 34828*/ OPC_EmitInteger, MVT::i32, 0,
/* 34831*/ OPC_EmitInteger, MVT::i32, 0,
/* 34834*/ OPC_EmitInteger, MVT::i32, 0,
/* 34837*/ OPC_EmitInteger, MVT::i32, 0,
/* 34840*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 34852*/ OPC_EmitInteger, MVT::i32, 1,
/* 34855*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 34858*/ OPC_EmitInteger, MVT::i32, 0,
/* 34861*/ OPC_EmitInteger, MVT::i32, 0,
/* 34864*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIPSQRT_IEEE_r600), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (intrinsic_wo_chain:{ *:[f32] } 1096:{ *:[iPTR] }, R600_Reg32:{ *:[f32] }:$src0) - Complexity = 8
// Dst: (RECIPSQRT_IEEE_r600:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0)
/* 34883*/ /*Scope*/ 66, /*->34950*/
/* 34884*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 34886*/ OPC_EmitInteger, MVT::i32, 1,
/* 34889*/ OPC_EmitInteger, MVT::i32, 0,
/* 34892*/ OPC_EmitInteger, MVT::i32, 0,
/* 34895*/ OPC_EmitInteger, MVT::i32, 0,
/* 34898*/ OPC_EmitInteger, MVT::i32, 0,
/* 34901*/ OPC_EmitInteger, MVT::i32, 0,
/* 34904*/ OPC_EmitInteger, MVT::i32, 0,
/* 34907*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 34919*/ OPC_EmitInteger, MVT::i32, 1,
/* 34922*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 34925*/ OPC_EmitInteger, MVT::i32, 0,
/* 34928*/ OPC_EmitInteger, MVT::i32, 0,
/* 34931*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIPSQRT_IEEE_eg), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (intrinsic_wo_chain:{ *:[f32] } 1096:{ *:[iPTR] }, R600_Reg32:{ *:[f32] }:$src0) - Complexity = 8
// Dst: (RECIPSQRT_IEEE_eg:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0)
/* 34950*/ /*Scope*/ 66, /*->35017*/
/* 34951*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 34953*/ OPC_EmitInteger, MVT::i32, 1,
/* 34956*/ OPC_EmitInteger, MVT::i32, 0,
/* 34959*/ OPC_EmitInteger, MVT::i32, 0,
/* 34962*/ OPC_EmitInteger, MVT::i32, 0,
/* 34965*/ OPC_EmitInteger, MVT::i32, 0,
/* 34968*/ OPC_EmitInteger, MVT::i32, 0,
/* 34971*/ OPC_EmitInteger, MVT::i32, 0,
/* 34974*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 34986*/ OPC_EmitInteger, MVT::i32, 1,
/* 34989*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 34992*/ OPC_EmitInteger, MVT::i32, 0,
/* 34995*/ OPC_EmitInteger, MVT::i32, 0,
/* 34998*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIPSQRT_IEEE_cm), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (intrinsic_wo_chain:{ *:[f32] } 1096:{ *:[iPTR] }, R600_Reg32:{ *:[f32] }:$src0) - Complexity = 8
// Dst: (RECIPSQRT_IEEE_cm:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0)
/* 35017*/ 0, /*End of Scope*/
/* 35018*/ /*Scope*/ 26, /*->35045*/
/* 35019*/ OPC_CheckChild0Integer, 84|128,43/*5588*/,
/* 35022*/ OPC_RecordChild1, // #0 = $src0
/* 35023*/ OPC_Scope, 9, /*->35034*/ // 2 children in Scope
/* 35025*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 35027*/ OPC_MorphNodeTo1, TARGET_VAL(R600::CUBE_r600_pseudo), 0,
MVT::v4f32, 1/*#Ops*/, 0,
// Src: (intrinsic_wo_chain:{ *:[v4f32] } 5588:{ *:[iPTR] }, v4f32:{ *:[v4f32] }:$src0) - Complexity = 8
// Dst: (CUBE_r600_pseudo:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$src0)
/* 35034*/ /*Scope*/ 9, /*->35044*/
/* 35035*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 35037*/ OPC_MorphNodeTo1, TARGET_VAL(R600::CUBE_eg_pseudo), 0,
MVT::v4f32, 1/*#Ops*/, 0,
// Src: (intrinsic_wo_chain:{ *:[v4f32] } 5588:{ *:[iPTR] }, v4f32:{ *:[v4f32] }:$src0) - Complexity = 8
// Dst: (CUBE_eg_pseudo:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$src0)
/* 35044*/ 0, /*End of Scope*/
/* 35045*/ 0, /*End of Scope*/
/* 35046*/ /*SwitchOpcode*/ 83|128,5/*723*/, TARGET_VAL(ISD::FDIV),// ->35773
/* 35050*/ OPC_Scope, 85|128,1/*213*/, /*->35266*/ // 2 children in Scope
/* 35053*/ OPC_MoveChild0,
/* 35054*/ OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/* 35057*/ OPC_CheckPredicate, 2, // Predicate_FP_ONE
/* 35059*/ OPC_MoveParent,
/* 35060*/ OPC_RecordChild1, // #0 = $src
/* 35061*/ OPC_CheckType, MVT::f32,
/* 35063*/ OPC_Scope, 66, /*->35131*/ // 3 children in Scope
/* 35065*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 35067*/ OPC_EmitInteger, MVT::i32, 1,
/* 35070*/ OPC_EmitInteger, MVT::i32, 0,
/* 35073*/ OPC_EmitInteger, MVT::i32, 0,
/* 35076*/ OPC_EmitInteger, MVT::i32, 0,
/* 35079*/ OPC_EmitInteger, MVT::i32, 0,
/* 35082*/ OPC_EmitInteger, MVT::i32, 0,
/* 35085*/ OPC_EmitInteger, MVT::i32, 0,
/* 35088*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 35100*/ OPC_EmitInteger, MVT::i32, 1,
/* 35103*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 35106*/ OPC_EmitInteger, MVT::i32, 0,
/* 35109*/ OPC_EmitInteger, MVT::i32, 0,
/* 35112*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIP_IEEE_r600), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (fdiv:{ *:[f32] } (fpimm:{ *:[f32] })<<P:Predicate_FP_ONE>>, f32:{ *:[f32] }:$src) - Complexity = 7
// Dst: (RECIP_IEEE_r600:{ *:[f32] } ?:{ *:[f32] }:$src)
/* 35131*/ /*Scope*/ 66, /*->35198*/
/* 35132*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 35134*/ OPC_EmitInteger, MVT::i32, 1,
/* 35137*/ OPC_EmitInteger, MVT::i32, 0,
/* 35140*/ OPC_EmitInteger, MVT::i32, 0,
/* 35143*/ OPC_EmitInteger, MVT::i32, 0,
/* 35146*/ OPC_EmitInteger, MVT::i32, 0,
/* 35149*/ OPC_EmitInteger, MVT::i32, 0,
/* 35152*/ OPC_EmitInteger, MVT::i32, 0,
/* 35155*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 35167*/ OPC_EmitInteger, MVT::i32, 1,
/* 35170*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 35173*/ OPC_EmitInteger, MVT::i32, 0,
/* 35176*/ OPC_EmitInteger, MVT::i32, 0,
/* 35179*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIP_IEEE_eg), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (fdiv:{ *:[f32] } (fpimm:{ *:[f32] })<<P:Predicate_FP_ONE>>, f32:{ *:[f32] }:$src) - Complexity = 7
// Dst: (RECIP_IEEE_eg:{ *:[f32] } ?:{ *:[f32] }:$src)
/* 35198*/ /*Scope*/ 66, /*->35265*/
/* 35199*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 35201*/ OPC_EmitInteger, MVT::i32, 1,
/* 35204*/ OPC_EmitInteger, MVT::i32, 0,
/* 35207*/ OPC_EmitInteger, MVT::i32, 0,
/* 35210*/ OPC_EmitInteger, MVT::i32, 0,
/* 35213*/ OPC_EmitInteger, MVT::i32, 0,
/* 35216*/ OPC_EmitInteger, MVT::i32, 0,
/* 35219*/ OPC_EmitInteger, MVT::i32, 0,
/* 35222*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 35234*/ OPC_EmitInteger, MVT::i32, 1,
/* 35237*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 35240*/ OPC_EmitInteger, MVT::i32, 0,
/* 35243*/ OPC_EmitInteger, MVT::i32, 0,
/* 35246*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIP_IEEE_cm), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (fdiv:{ *:[f32] } (fpimm:{ *:[f32] })<<P:Predicate_FP_ONE>>, f32:{ *:[f32] }:$src) - Complexity = 7
// Dst: (RECIP_IEEE_cm:{ *:[f32] } ?:{ *:[f32] }:$src)
/* 35265*/ 0, /*End of Scope*/
/* 35266*/ /*Scope*/ 120|128,3/*504*/, /*->35772*/
/* 35268*/ OPC_RecordChild0, // #0 = $src0
/* 35269*/ OPC_RecordChild1, // #1 = $src1
/* 35270*/ OPC_CheckType, MVT::f32,
/* 35272*/ OPC_Scope, 36|128,1/*164*/, /*->35439*/ // 3 children in Scope
/* 35275*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 35277*/ OPC_EmitInteger, MVT::i32, 0,
/* 35280*/ OPC_EmitInteger, MVT::i32, 0,
/* 35283*/ OPC_EmitInteger, MVT::i32, 1,
/* 35286*/ OPC_EmitInteger, MVT::i32, 0,
/* 35289*/ OPC_EmitInteger, MVT::i32, 0,
/* 35292*/ OPC_EmitInteger, MVT::i32, 0,
/* 35295*/ OPC_EmitInteger, MVT::i32, 0,
/* 35298*/ OPC_EmitInteger, MVT::i32, 0,
/* 35301*/ OPC_EmitInteger, MVT::i32, 0,
/* 35304*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 35316*/ OPC_EmitInteger, MVT::i32, 1,
/* 35319*/ OPC_EmitInteger, MVT::i32, 0,
/* 35322*/ OPC_EmitInteger, MVT::i32, 0,
/* 35325*/ OPC_EmitInteger, MVT::i32, 0,
/* 35328*/ OPC_EmitInteger, MVT::i32, 0,
/* 35331*/ OPC_EmitInteger, MVT::i32, 0,
/* 35334*/ OPC_EmitInteger, MVT::i32, 0,
/* 35337*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 35349*/ OPC_EmitInteger, MVT::i32, 1,
/* 35352*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 35355*/ OPC_EmitInteger, MVT::i32, 0,
/* 35358*/ OPC_EmitInteger, MVT::i32, 0,
/* 35361*/ OPC_EmitNode1, TARGET_VAL(R600::RECIP_IEEE_r600), 0,
MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23, // Results = #24
/* 35380*/ OPC_EmitInteger, MVT::i32, 0,
/* 35383*/ OPC_EmitInteger, MVT::i32, 0,
/* 35386*/ OPC_EmitInteger, MVT::i32, 0,
/* 35389*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 35401*/ OPC_EmitInteger, MVT::i32, 1,
/* 35404*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 35407*/ OPC_EmitInteger, MVT::i32, 0,
/* 35410*/ OPC_EmitInteger, MVT::i32, 0,
/* 35413*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MUL_IEEE), 0,
MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32,
// Src: (fdiv:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1) - Complexity = 3
// Dst: (MUL_IEEE:{ *:[f32] } ?:{ *:[f32] }:$src0, (RECIP_IEEE_r600:{ *:[i32] } ?:{ *:[f32] }:$src1))
/* 35439*/ /*Scope*/ 36|128,1/*164*/, /*->35605*/
/* 35441*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 35443*/ OPC_EmitInteger, MVT::i32, 0,
/* 35446*/ OPC_EmitInteger, MVT::i32, 0,
/* 35449*/ OPC_EmitInteger, MVT::i32, 1,
/* 35452*/ OPC_EmitInteger, MVT::i32, 0,
/* 35455*/ OPC_EmitInteger, MVT::i32, 0,
/* 35458*/ OPC_EmitInteger, MVT::i32, 0,
/* 35461*/ OPC_EmitInteger, MVT::i32, 0,
/* 35464*/ OPC_EmitInteger, MVT::i32, 0,
/* 35467*/ OPC_EmitInteger, MVT::i32, 0,
/* 35470*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 35482*/ OPC_EmitInteger, MVT::i32, 1,
/* 35485*/ OPC_EmitInteger, MVT::i32, 0,
/* 35488*/ OPC_EmitInteger, MVT::i32, 0,
/* 35491*/ OPC_EmitInteger, MVT::i32, 0,
/* 35494*/ OPC_EmitInteger, MVT::i32, 0,
/* 35497*/ OPC_EmitInteger, MVT::i32, 0,
/* 35500*/ OPC_EmitInteger, MVT::i32, 0,
/* 35503*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 35515*/ OPC_EmitInteger, MVT::i32, 1,
/* 35518*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 35521*/ OPC_EmitInteger, MVT::i32, 0,
/* 35524*/ OPC_EmitInteger, MVT::i32, 0,
/* 35527*/ OPC_EmitNode1, TARGET_VAL(R600::RECIP_IEEE_eg), 0,
MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23, // Results = #24
/* 35546*/ OPC_EmitInteger, MVT::i32, 0,
/* 35549*/ OPC_EmitInteger, MVT::i32, 0,
/* 35552*/ OPC_EmitInteger, MVT::i32, 0,
/* 35555*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 35567*/ OPC_EmitInteger, MVT::i32, 1,
/* 35570*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 35573*/ OPC_EmitInteger, MVT::i32, 0,
/* 35576*/ OPC_EmitInteger, MVT::i32, 0,
/* 35579*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MUL_IEEE), 0,
MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32,
// Src: (fdiv:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1) - Complexity = 3
// Dst: (MUL_IEEE:{ *:[f32] } ?:{ *:[f32] }:$src0, (RECIP_IEEE_eg:{ *:[i32] } ?:{ *:[f32] }:$src1))
/* 35605*/ /*Scope*/ 36|128,1/*164*/, /*->35771*/
/* 35607*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 35609*/ OPC_EmitInteger, MVT::i32, 0,
/* 35612*/ OPC_EmitInteger, MVT::i32, 0,
/* 35615*/ OPC_EmitInteger, MVT::i32, 1,
/* 35618*/ OPC_EmitInteger, MVT::i32, 0,
/* 35621*/ OPC_EmitInteger, MVT::i32, 0,
/* 35624*/ OPC_EmitInteger, MVT::i32, 0,
/* 35627*/ OPC_EmitInteger, MVT::i32, 0,
/* 35630*/ OPC_EmitInteger, MVT::i32, 0,
/* 35633*/ OPC_EmitInteger, MVT::i32, 0,
/* 35636*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 35648*/ OPC_EmitInteger, MVT::i32, 1,
/* 35651*/ OPC_EmitInteger, MVT::i32, 0,
/* 35654*/ OPC_EmitInteger, MVT::i32, 0,
/* 35657*/ OPC_EmitInteger, MVT::i32, 0,
/* 35660*/ OPC_EmitInteger, MVT::i32, 0,
/* 35663*/ OPC_EmitInteger, MVT::i32, 0,
/* 35666*/ OPC_EmitInteger, MVT::i32, 0,
/* 35669*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 35681*/ OPC_EmitInteger, MVT::i32, 1,
/* 35684*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 35687*/ OPC_EmitInteger, MVT::i32, 0,
/* 35690*/ OPC_EmitInteger, MVT::i32, 0,
/* 35693*/ OPC_EmitNode1, TARGET_VAL(R600::RECIP_IEEE_cm), 0,
MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23, // Results = #24
/* 35712*/ OPC_EmitInteger, MVT::i32, 0,
/* 35715*/ OPC_EmitInteger, MVT::i32, 0,
/* 35718*/ OPC_EmitInteger, MVT::i32, 0,
/* 35721*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 35733*/ OPC_EmitInteger, MVT::i32, 1,
/* 35736*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 35739*/ OPC_EmitInteger, MVT::i32, 0,
/* 35742*/ OPC_EmitInteger, MVT::i32, 0,
/* 35745*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MUL_IEEE), 0,
MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32,
// Src: (fdiv:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1) - Complexity = 3
// Dst: (MUL_IEEE:{ *:[f32] } ?:{ *:[f32] }:$src0, (RECIP_IEEE_cm:{ *:[i32] } ?:{ *:[f32] }:$src1))
/* 35771*/ 0, /*End of Scope*/
/* 35772*/ 0, /*End of Scope*/
/* 35773*/ /*SwitchOpcode*/ 39|128,3/*423*/, TARGET_VAL(AMDGPUISD::RCP),// ->36200
/* 35777*/ OPC_Scope, 83|128,1/*211*/, /*->35991*/ // 2 children in Scope
/* 35780*/ OPC_MoveChild0,
/* 35781*/ OPC_CheckOpcode, TARGET_VAL(ISD::FSQRT),
/* 35784*/ OPC_RecordChild0, // #0 = $src
/* 35785*/ OPC_MoveParent,
/* 35786*/ OPC_CheckType, MVT::f32,
/* 35788*/ OPC_Scope, 66, /*->35856*/ // 3 children in Scope
/* 35790*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 35792*/ OPC_EmitInteger, MVT::i32, 1,
/* 35795*/ OPC_EmitInteger, MVT::i32, 0,
/* 35798*/ OPC_EmitInteger, MVT::i32, 0,
/* 35801*/ OPC_EmitInteger, MVT::i32, 0,
/* 35804*/ OPC_EmitInteger, MVT::i32, 0,
/* 35807*/ OPC_EmitInteger, MVT::i32, 0,
/* 35810*/ OPC_EmitInteger, MVT::i32, 0,
/* 35813*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 35825*/ OPC_EmitInteger, MVT::i32, 1,
/* 35828*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 35831*/ OPC_EmitInteger, MVT::i32, 0,
/* 35834*/ OPC_EmitInteger, MVT::i32, 0,
/* 35837*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIPSQRT_IEEE_r600), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (AMDGPUrcp_impl:{ *:[f32] } (fsqrt:{ *:[f32] } f32:{ *:[f32] }:$src)) - Complexity = 6
// Dst: (RECIPSQRT_IEEE_r600:{ *:[f32] } ?:{ *:[f32] }:$src)
/* 35856*/ /*Scope*/ 66, /*->35923*/
/* 35857*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 35859*/ OPC_EmitInteger, MVT::i32, 1,
/* 35862*/ OPC_EmitInteger, MVT::i32, 0,
/* 35865*/ OPC_EmitInteger, MVT::i32, 0,
/* 35868*/ OPC_EmitInteger, MVT::i32, 0,
/* 35871*/ OPC_EmitInteger, MVT::i32, 0,
/* 35874*/ OPC_EmitInteger, MVT::i32, 0,
/* 35877*/ OPC_EmitInteger, MVT::i32, 0,
/* 35880*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 35892*/ OPC_EmitInteger, MVT::i32, 1,
/* 35895*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 35898*/ OPC_EmitInteger, MVT::i32, 0,
/* 35901*/ OPC_EmitInteger, MVT::i32, 0,
/* 35904*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIPSQRT_IEEE_eg), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (AMDGPUrcp_impl:{ *:[f32] } (fsqrt:{ *:[f32] } f32:{ *:[f32] }:$src)) - Complexity = 6
// Dst: (RECIPSQRT_IEEE_eg:{ *:[f32] } ?:{ *:[f32] }:$src)
/* 35923*/ /*Scope*/ 66, /*->35990*/
/* 35924*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 35926*/ OPC_EmitInteger, MVT::i32, 1,
/* 35929*/ OPC_EmitInteger, MVT::i32, 0,
/* 35932*/ OPC_EmitInteger, MVT::i32, 0,
/* 35935*/ OPC_EmitInteger, MVT::i32, 0,
/* 35938*/ OPC_EmitInteger, MVT::i32, 0,
/* 35941*/ OPC_EmitInteger, MVT::i32, 0,
/* 35944*/ OPC_EmitInteger, MVT::i32, 0,
/* 35947*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 35959*/ OPC_EmitInteger, MVT::i32, 1,
/* 35962*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 35965*/ OPC_EmitInteger, MVT::i32, 0,
/* 35968*/ OPC_EmitInteger, MVT::i32, 0,
/* 35971*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIPSQRT_IEEE_cm), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (AMDGPUrcp_impl:{ *:[f32] } (fsqrt:{ *:[f32] } f32:{ *:[f32] }:$src)) - Complexity = 6
// Dst: (RECIPSQRT_IEEE_cm:{ *:[f32] } ?:{ *:[f32] }:$src)
/* 35990*/ 0, /*End of Scope*/
/* 35991*/ /*Scope*/ 78|128,1/*206*/, /*->36199*/
/* 35993*/ OPC_RecordChild0, // #0 = $src0
/* 35994*/ OPC_CheckType, MVT::f32,
/* 35996*/ OPC_Scope, 66, /*->36064*/ // 3 children in Scope
/* 35998*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 36000*/ OPC_EmitInteger, MVT::i32, 1,
/* 36003*/ OPC_EmitInteger, MVT::i32, 0,
/* 36006*/ OPC_EmitInteger, MVT::i32, 0,
/* 36009*/ OPC_EmitInteger, MVT::i32, 0,
/* 36012*/ OPC_EmitInteger, MVT::i32, 0,
/* 36015*/ OPC_EmitInteger, MVT::i32, 0,
/* 36018*/ OPC_EmitInteger, MVT::i32, 0,
/* 36021*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 36033*/ OPC_EmitInteger, MVT::i32, 1,
/* 36036*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 36039*/ OPC_EmitInteger, MVT::i32, 0,
/* 36042*/ OPC_EmitInteger, MVT::i32, 0,
/* 36045*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIP_IEEE_r600), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (AMDGPUrcp_impl:{ *:[f32] } f32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (RECIP_IEEE_r600:{ *:[f32] } f32:{ *:[f32] }:$src0)
/* 36064*/ /*Scope*/ 66, /*->36131*/
/* 36065*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 36067*/ OPC_EmitInteger, MVT::i32, 1,
/* 36070*/ OPC_EmitInteger, MVT::i32, 0,
/* 36073*/ OPC_EmitInteger, MVT::i32, 0,
/* 36076*/ OPC_EmitInteger, MVT::i32, 0,
/* 36079*/ OPC_EmitInteger, MVT::i32, 0,
/* 36082*/ OPC_EmitInteger, MVT::i32, 0,
/* 36085*/ OPC_EmitInteger, MVT::i32, 0,
/* 36088*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 36100*/ OPC_EmitInteger, MVT::i32, 1,
/* 36103*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 36106*/ OPC_EmitInteger, MVT::i32, 0,
/* 36109*/ OPC_EmitInteger, MVT::i32, 0,
/* 36112*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIP_IEEE_eg), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (AMDGPUrcp_impl:{ *:[f32] } f32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (RECIP_IEEE_eg:{ *:[f32] } f32:{ *:[f32] }:$src0)
/* 36131*/ /*Scope*/ 66, /*->36198*/
/* 36132*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 36134*/ OPC_EmitInteger, MVT::i32, 1,
/* 36137*/ OPC_EmitInteger, MVT::i32, 0,
/* 36140*/ OPC_EmitInteger, MVT::i32, 0,
/* 36143*/ OPC_EmitInteger, MVT::i32, 0,
/* 36146*/ OPC_EmitInteger, MVT::i32, 0,
/* 36149*/ OPC_EmitInteger, MVT::i32, 0,
/* 36152*/ OPC_EmitInteger, MVT::i32, 0,
/* 36155*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 36167*/ OPC_EmitInteger, MVT::i32, 1,
/* 36170*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 36173*/ OPC_EmitInteger, MVT::i32, 0,
/* 36176*/ OPC_EmitInteger, MVT::i32, 0,
/* 36179*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIP_IEEE_cm), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (AMDGPUrcp_impl:{ *:[f32] } f32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (RECIP_IEEE_cm:{ *:[f32] } f32:{ *:[f32] }:$src0)
/* 36198*/ 0, /*End of Scope*/
/* 36199*/ 0, /*End of Scope*/
/* 36200*/ /*SwitchOpcode*/ 104, TARGET_VAL(ISD::FADD),// ->36307
/* 36203*/ OPC_RecordChild0, // #0 = $src0
/* 36204*/ OPC_RecordChild1, // #1 = $src1
/* 36205*/ OPC_CheckType, MVT::f32,
/* 36207*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 36209*/ OPC_EmitInteger, MVT::i32, 0,
/* 36212*/ OPC_EmitInteger, MVT::i32, 0,
/* 36215*/ OPC_EmitInteger, MVT::i32, 1,
/* 36218*/ OPC_EmitInteger, MVT::i32, 0,
/* 36221*/ OPC_EmitInteger, MVT::i32, 0,
/* 36224*/ OPC_EmitInteger, MVT::i32, 0,
/* 36227*/ OPC_EmitInteger, MVT::i32, 0,
/* 36230*/ OPC_EmitInteger, MVT::i32, 0,
/* 36233*/ OPC_EmitInteger, MVT::i32, 0,
/* 36236*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 36248*/ OPC_EmitInteger, MVT::i32, 0,
/* 36251*/ OPC_EmitInteger, MVT::i32, 0,
/* 36254*/ OPC_EmitInteger, MVT::i32, 0,
/* 36257*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 36269*/ OPC_EmitInteger, MVT::i32, 1,
/* 36272*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 36275*/ OPC_EmitInteger, MVT::i32, 0,
/* 36278*/ OPC_EmitInteger, MVT::i32, 0,
/* 36281*/ OPC_MorphNodeTo1, TARGET_VAL(R600::ADD), 0,
MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (fadd:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0, R600_Reg32:{ *:[f32] }:$src1) - Complexity = 3
// Dst: (ADD:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0, R600_Reg32:{ *:[f32] }:$src1)
/* 36307*/ /*SwitchOpcode*/ 104, TARGET_VAL(ISD::FMUL),// ->36414
/* 36310*/ OPC_RecordChild0, // #0 = $src0
/* 36311*/ OPC_RecordChild1, // #1 = $src1
/* 36312*/ OPC_CheckType, MVT::f32,
/* 36314*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 36316*/ OPC_EmitInteger, MVT::i32, 0,
/* 36319*/ OPC_EmitInteger, MVT::i32, 0,
/* 36322*/ OPC_EmitInteger, MVT::i32, 1,
/* 36325*/ OPC_EmitInteger, MVT::i32, 0,
/* 36328*/ OPC_EmitInteger, MVT::i32, 0,
/* 36331*/ OPC_EmitInteger, MVT::i32, 0,
/* 36334*/ OPC_EmitInteger, MVT::i32, 0,
/* 36337*/ OPC_EmitInteger, MVT::i32, 0,
/* 36340*/ OPC_EmitInteger, MVT::i32, 0,
/* 36343*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 36355*/ OPC_EmitInteger, MVT::i32, 0,
/* 36358*/ OPC_EmitInteger, MVT::i32, 0,
/* 36361*/ OPC_EmitInteger, MVT::i32, 0,
/* 36364*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 36376*/ OPC_EmitInteger, MVT::i32, 1,
/* 36379*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 36382*/ OPC_EmitInteger, MVT::i32, 0,
/* 36385*/ OPC_EmitInteger, MVT::i32, 0,
/* 36388*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MUL_IEEE), 0,
MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (fmul:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0, R600_Reg32:{ *:[f32] }:$src1) - Complexity = 3
// Dst: (MUL_IEEE:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0, R600_Reg32:{ *:[f32] }:$src1)
/* 36414*/ /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::FMAX_LEGACY),// ->36521
/* 36417*/ OPC_RecordChild0, // #0 = $src0
/* 36418*/ OPC_RecordChild1, // #1 = $src1
/* 36419*/ OPC_CheckType, MVT::f32,
/* 36421*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 36423*/ OPC_EmitInteger, MVT::i32, 0,
/* 36426*/ OPC_EmitInteger, MVT::i32, 0,
/* 36429*/ OPC_EmitInteger, MVT::i32, 1,
/* 36432*/ OPC_EmitInteger, MVT::i32, 0,
/* 36435*/ OPC_EmitInteger, MVT::i32, 0,
/* 36438*/ OPC_EmitInteger, MVT::i32, 0,
/* 36441*/ OPC_EmitInteger, MVT::i32, 0,
/* 36444*/ OPC_EmitInteger, MVT::i32, 0,
/* 36447*/ OPC_EmitInteger, MVT::i32, 0,
/* 36450*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 36462*/ OPC_EmitInteger, MVT::i32, 0,
/* 36465*/ OPC_EmitInteger, MVT::i32, 0,
/* 36468*/ OPC_EmitInteger, MVT::i32, 0,
/* 36471*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 36483*/ OPC_EmitInteger, MVT::i32, 1,
/* 36486*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 36489*/ OPC_EmitInteger, MVT::i32, 0,
/* 36492*/ OPC_EmitInteger, MVT::i32, 0,
/* 36495*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MAX), 0,
MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (AMDGPUfmax_legacy:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0, R600_Reg32:{ *:[f32] }:$src1) - Complexity = 3
// Dst: (MAX:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0, R600_Reg32:{ *:[f32] }:$src1)
/* 36521*/ /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::FMIN_LEGACY),// ->36628
/* 36524*/ OPC_RecordChild0, // #0 = $src0
/* 36525*/ OPC_RecordChild1, // #1 = $src1
/* 36526*/ OPC_CheckType, MVT::f32,
/* 36528*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 36530*/ OPC_EmitInteger, MVT::i32, 0,
/* 36533*/ OPC_EmitInteger, MVT::i32, 0,
/* 36536*/ OPC_EmitInteger, MVT::i32, 1,
/* 36539*/ OPC_EmitInteger, MVT::i32, 0,
/* 36542*/ OPC_EmitInteger, MVT::i32, 0,
/* 36545*/ OPC_EmitInteger, MVT::i32, 0,
/* 36548*/ OPC_EmitInteger, MVT::i32, 0,
/* 36551*/ OPC_EmitInteger, MVT::i32, 0,
/* 36554*/ OPC_EmitInteger, MVT::i32, 0,
/* 36557*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 36569*/ OPC_EmitInteger, MVT::i32, 0,
/* 36572*/ OPC_EmitInteger, MVT::i32, 0,
/* 36575*/ OPC_EmitInteger, MVT::i32, 0,
/* 36578*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 36590*/ OPC_EmitInteger, MVT::i32, 1,
/* 36593*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 36596*/ OPC_EmitInteger, MVT::i32, 0,
/* 36599*/ OPC_EmitInteger, MVT::i32, 0,
/* 36602*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MIN), 0,
MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (AMDGPUfmin_legacy:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0, R600_Reg32:{ *:[f32] }:$src1) - Complexity = 3
// Dst: (MIN:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0, R600_Reg32:{ *:[f32] }:$src1)
/* 36628*/ /*SwitchOpcode*/ 104, TARGET_VAL(ISD::FMAXNUM),// ->36735
/* 36631*/ OPC_RecordChild0, // #0 = $src0
/* 36632*/ OPC_RecordChild1, // #1 = $src1
/* 36633*/ OPC_CheckType, MVT::f32,
/* 36635*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 36637*/ OPC_EmitInteger, MVT::i32, 0,
/* 36640*/ OPC_EmitInteger, MVT::i32, 0,
/* 36643*/ OPC_EmitInteger, MVT::i32, 1,
/* 36646*/ OPC_EmitInteger, MVT::i32, 0,
/* 36649*/ OPC_EmitInteger, MVT::i32, 0,
/* 36652*/ OPC_EmitInteger, MVT::i32, 0,
/* 36655*/ OPC_EmitInteger, MVT::i32, 0,
/* 36658*/ OPC_EmitInteger, MVT::i32, 0,
/* 36661*/ OPC_EmitInteger, MVT::i32, 0,
/* 36664*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 36676*/ OPC_EmitInteger, MVT::i32, 0,
/* 36679*/ OPC_EmitInteger, MVT::i32, 0,
/* 36682*/ OPC_EmitInteger, MVT::i32, 0,
/* 36685*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 36697*/ OPC_EmitInteger, MVT::i32, 1,
/* 36700*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 36703*/ OPC_EmitInteger, MVT::i32, 0,
/* 36706*/ OPC_EmitInteger, MVT::i32, 0,
/* 36709*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MAX_DX10), 0,
MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (fmaxnum:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0, R600_Reg32:{ *:[f32] }:$src1) - Complexity = 3
// Dst: (MAX_DX10:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0, R600_Reg32:{ *:[f32] }:$src1)
/* 36735*/ /*SwitchOpcode*/ 104, TARGET_VAL(ISD::FMINNUM),// ->36842
/* 36738*/ OPC_RecordChild0, // #0 = $src0
/* 36739*/ OPC_RecordChild1, // #1 = $src1
/* 36740*/ OPC_CheckType, MVT::f32,
/* 36742*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 36744*/ OPC_EmitInteger, MVT::i32, 0,
/* 36747*/ OPC_EmitInteger, MVT::i32, 0,
/* 36750*/ OPC_EmitInteger, MVT::i32, 1,
/* 36753*/ OPC_EmitInteger, MVT::i32, 0,
/* 36756*/ OPC_EmitInteger, MVT::i32, 0,
/* 36759*/ OPC_EmitInteger, MVT::i32, 0,
/* 36762*/ OPC_EmitInteger, MVT::i32, 0,
/* 36765*/ OPC_EmitInteger, MVT::i32, 0,
/* 36768*/ OPC_EmitInteger, MVT::i32, 0,
/* 36771*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 36783*/ OPC_EmitInteger, MVT::i32, 0,
/* 36786*/ OPC_EmitInteger, MVT::i32, 0,
/* 36789*/ OPC_EmitInteger, MVT::i32, 0,
/* 36792*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 36804*/ OPC_EmitInteger, MVT::i32, 1,
/* 36807*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 36810*/ OPC_EmitInteger, MVT::i32, 0,
/* 36813*/ OPC_EmitInteger, MVT::i32, 0,
/* 36816*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MIN_DX10), 0,
MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19,
// Src: (fminnum:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0, R600_Reg32:{ *:[f32] }:$src1) - Complexity = 3
// Dst: (MIN_DX10:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0, R600_Reg32:{ *:[f32] }:$src1)
/* 36842*/ /*SwitchOpcode*/ 69, TARGET_VAL(AMDGPUISD::FRACT),// ->36914
/* 36845*/ OPC_RecordChild0, // #0 = $src0
/* 36846*/ OPC_CheckType, MVT::f32,
/* 36848*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 36850*/ OPC_EmitInteger, MVT::i32, 1,
/* 36853*/ OPC_EmitInteger, MVT::i32, 0,
/* 36856*/ OPC_EmitInteger, MVT::i32, 0,
/* 36859*/ OPC_EmitInteger, MVT::i32, 0,
/* 36862*/ OPC_EmitInteger, MVT::i32, 0,
/* 36865*/ OPC_EmitInteger, MVT::i32, 0,
/* 36868*/ OPC_EmitInteger, MVT::i32, 0,
/* 36871*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 36883*/ OPC_EmitInteger, MVT::i32, 1,
/* 36886*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 36889*/ OPC_EmitInteger, MVT::i32, 0,
/* 36892*/ OPC_EmitInteger, MVT::i32, 0,
/* 36895*/ OPC_MorphNodeTo1, TARGET_VAL(R600::FRACT), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (AMDGPUfract_impl:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (FRACT:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0)
/* 36914*/ /*SwitchOpcode*/ 69, TARGET_VAL(ISD::FTRUNC),// ->36986
/* 36917*/ OPC_RecordChild0, // #0 = $src0
/* 36918*/ OPC_CheckType, MVT::f32,
/* 36920*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 36922*/ OPC_EmitInteger, MVT::i32, 1,
/* 36925*/ OPC_EmitInteger, MVT::i32, 0,
/* 36928*/ OPC_EmitInteger, MVT::i32, 0,
/* 36931*/ OPC_EmitInteger, MVT::i32, 0,
/* 36934*/ OPC_EmitInteger, MVT::i32, 0,
/* 36937*/ OPC_EmitInteger, MVT::i32, 0,
/* 36940*/ OPC_EmitInteger, MVT::i32, 0,
/* 36943*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 36955*/ OPC_EmitInteger, MVT::i32, 1,
/* 36958*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 36961*/ OPC_EmitInteger, MVT::i32, 0,
/* 36964*/ OPC_EmitInteger, MVT::i32, 0,
/* 36967*/ OPC_MorphNodeTo1, TARGET_VAL(R600::TRUNC), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (ftrunc:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (TRUNC:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0)
/* 36986*/ /*SwitchOpcode*/ 69, TARGET_VAL(ISD::FCEIL),// ->37058
/* 36989*/ OPC_RecordChild0, // #0 = $src0
/* 36990*/ OPC_CheckType, MVT::f32,
/* 36992*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 36994*/ OPC_EmitInteger, MVT::i32, 1,
/* 36997*/ OPC_EmitInteger, MVT::i32, 0,
/* 37000*/ OPC_EmitInteger, MVT::i32, 0,
/* 37003*/ OPC_EmitInteger, MVT::i32, 0,
/* 37006*/ OPC_EmitInteger, MVT::i32, 0,
/* 37009*/ OPC_EmitInteger, MVT::i32, 0,
/* 37012*/ OPC_EmitInteger, MVT::i32, 0,
/* 37015*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 37027*/ OPC_EmitInteger, MVT::i32, 1,
/* 37030*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 37033*/ OPC_EmitInteger, MVT::i32, 0,
/* 37036*/ OPC_EmitInteger, MVT::i32, 0,
/* 37039*/ OPC_MorphNodeTo1, TARGET_VAL(R600::CEIL), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (fceil:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (CEIL:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0)
/* 37058*/ /*SwitchOpcode*/ 69, TARGET_VAL(ISD::FRINT),// ->37130
/* 37061*/ OPC_RecordChild0, // #0 = $src0
/* 37062*/ OPC_CheckType, MVT::f32,
/* 37064*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 37066*/ OPC_EmitInteger, MVT::i32, 1,
/* 37069*/ OPC_EmitInteger, MVT::i32, 0,
/* 37072*/ OPC_EmitInteger, MVT::i32, 0,
/* 37075*/ OPC_EmitInteger, MVT::i32, 0,
/* 37078*/ OPC_EmitInteger, MVT::i32, 0,
/* 37081*/ OPC_EmitInteger, MVT::i32, 0,
/* 37084*/ OPC_EmitInteger, MVT::i32, 0,
/* 37087*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 37099*/ OPC_EmitInteger, MVT::i32, 1,
/* 37102*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 37105*/ OPC_EmitInteger, MVT::i32, 0,
/* 37108*/ OPC_EmitInteger, MVT::i32, 0,
/* 37111*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RNDNE), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (frint:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (RNDNE:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0)
/* 37130*/ /*SwitchOpcode*/ 69, TARGET_VAL(ISD::FFLOOR),// ->37202
/* 37133*/ OPC_RecordChild0, // #0 = $src0
/* 37134*/ OPC_CheckType, MVT::f32,
/* 37136*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 37138*/ OPC_EmitInteger, MVT::i32, 1,
/* 37141*/ OPC_EmitInteger, MVT::i32, 0,
/* 37144*/ OPC_EmitInteger, MVT::i32, 0,
/* 37147*/ OPC_EmitInteger, MVT::i32, 0,
/* 37150*/ OPC_EmitInteger, MVT::i32, 0,
/* 37153*/ OPC_EmitInteger, MVT::i32, 0,
/* 37156*/ OPC_EmitInteger, MVT::i32, 0,
/* 37159*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 37171*/ OPC_EmitInteger, MVT::i32, 1,
/* 37174*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 37177*/ OPC_EmitInteger, MVT::i32, 0,
/* 37180*/ OPC_EmitInteger, MVT::i32, 0,
/* 37183*/ OPC_MorphNodeTo1, TARGET_VAL(R600::FLOOR), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (ffloor:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (FLOOR:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0)
/* 37202*/ /*SwitchOpcode*/ 90|128,2/*346*/, TARGET_VAL(AMDGPUISD::DOT4),// ->37552
/* 37206*/ OPC_RecordChild0, // #0 = $src0_X
/* 37207*/ OPC_RecordChild1, // #1 = $src1_X
/* 37208*/ OPC_RecordChild2, // #2 = $src0_Y
/* 37209*/ OPC_RecordChild3, // #3 = $src1_Y
/* 37210*/ OPC_RecordChild4, // #4 = $src0_Z
/* 37211*/ OPC_RecordChild5, // #5 = $src1_Z
/* 37212*/ OPC_RecordChild6, // #6 = $src0_W
/* 37213*/ OPC_RecordChild7, // #7 = $src1_W
/* 37214*/ OPC_CheckType, MVT::f32,
/* 37216*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 37218*/ OPC_EmitInteger, MVT::i32, 0,
/* 37221*/ OPC_EmitInteger, MVT::i32, 0,
/* 37224*/ OPC_EmitInteger, MVT::i32, 1,
/* 37227*/ OPC_EmitInteger, MVT::i32, 0,
/* 37230*/ OPC_EmitInteger, MVT::i32, 0,
/* 37233*/ OPC_EmitInteger, MVT::i32, 0,
/* 37236*/ OPC_EmitInteger, MVT::i32, 0,
/* 37239*/ OPC_EmitInteger, MVT::i32, 0,
/* 37242*/ OPC_EmitInteger, MVT::i32, 0,
/* 37245*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 37257*/ OPC_EmitInteger, MVT::i32, 0,
/* 37260*/ OPC_EmitInteger, MVT::i32, 0,
/* 37263*/ OPC_EmitInteger, MVT::i32, 0,
/* 37266*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 37278*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 37281*/ OPC_EmitInteger, MVT::i32, 0,
/* 37284*/ OPC_EmitInteger, MVT::i32, 0,
/* 37287*/ OPC_EmitInteger, MVT::i32, 1,
/* 37290*/ OPC_EmitInteger, MVT::i32, 0,
/* 37293*/ OPC_EmitInteger, MVT::i32, 0,
/* 37296*/ OPC_EmitInteger, MVT::i32, 0,
/* 37299*/ OPC_EmitInteger, MVT::i32, 0,
/* 37302*/ OPC_EmitInteger, MVT::i32, 0,
/* 37305*/ OPC_EmitInteger, MVT::i32, 0,
/* 37308*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 37320*/ OPC_EmitInteger, MVT::i32, 0,
/* 37323*/ OPC_EmitInteger, MVT::i32, 0,
/* 37326*/ OPC_EmitInteger, MVT::i32, 0,
/* 37329*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 37341*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 37344*/ OPC_EmitInteger, MVT::i32, 0,
/* 37347*/ OPC_EmitInteger, MVT::i32, 0,
/* 37350*/ OPC_EmitInteger, MVT::i32, 1,
/* 37353*/ OPC_EmitInteger, MVT::i32, 0,
/* 37356*/ OPC_EmitInteger, MVT::i32, 0,
/* 37359*/ OPC_EmitInteger, MVT::i32, 0,
/* 37362*/ OPC_EmitInteger, MVT::i32, 0,
/* 37365*/ OPC_EmitInteger, MVT::i32, 0,
/* 37368*/ OPC_EmitInteger, MVT::i32, 0,
/* 37371*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 37383*/ OPC_EmitInteger, MVT::i32, 0,
/* 37386*/ OPC_EmitInteger, MVT::i32, 0,
/* 37389*/ OPC_EmitInteger, MVT::i32, 0,
/* 37392*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 37404*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 37407*/ OPC_EmitInteger, MVT::i32, 0,
/* 37410*/ OPC_EmitInteger, MVT::i32, 0,
/* 37413*/ OPC_EmitInteger, MVT::i32, 1,
/* 37416*/ OPC_EmitInteger, MVT::i32, 0,
/* 37419*/ OPC_EmitInteger, MVT::i32, 0,
/* 37422*/ OPC_EmitInteger, MVT::i32, 0,
/* 37425*/ OPC_EmitInteger, MVT::i32, 0,
/* 37428*/ OPC_EmitInteger, MVT::i32, 0,
/* 37431*/ OPC_EmitInteger, MVT::i32, 0,
/* 37434*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 37446*/ OPC_EmitInteger, MVT::i32, 0,
/* 37449*/ OPC_EmitInteger, MVT::i32, 0,
/* 37452*/ OPC_EmitInteger, MVT::i32, 0,
/* 37455*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 37467*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 37470*/ OPC_EmitInteger, MVT::i32, 0,
/* 37473*/ OPC_EmitInteger, MVT::i32, 0,
/* 37476*/ OPC_MorphNodeTo1, TARGET_VAL(R600::DOT_4), 0,
MVT::f32, 70/*#Ops*/, 8, 9, 10, 11, 12, 13, 0, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 2, 29, 30, 31, 32, 3, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 4, 44, 45, 46, 47, 5, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 6, 59, 60, 61, 62, 7, 63, 64, 65, 66, 67, 68, 69,
// Src: (DOT4:{ *:[f32] } R600_TReg32_X:{ *:[f32] }:$src0_X, R600_TReg32_X:{ *:[f32] }:$src1_X, R600_TReg32_Y:{ *:[f32] }:$src0_Y, R600_TReg32_Y:{ *:[f32] }:$src1_Y, R600_TReg32_Z:{ *:[f32] }:$src0_Z, R600_TReg32_Z:{ *:[f32] }:$src1_Z, R600_TReg32_W:{ *:[f32] }:$src0_W, R600_TReg32_W:{ *:[f32] }:$src1_W) - Complexity = 3
// Dst: (DOT_4:{ *:[f32] } R600_TReg32_X:{ *:[f32] }:$src0_X, R600_TReg32_X:{ *:[f32] }:$src1_X, R600_TReg32_Y:{ *:[f32] }:$src0_Y, R600_TReg32_Y:{ *:[f32] }:$src1_Y, R600_TReg32_Z:{ *:[f32] }:$src0_Z, R600_TReg32_Z:{ *:[f32] }:$src1_Z, R600_TReg32_W:{ *:[f32] }:$src0_W, R600_TReg32_W:{ *:[f32] }:$src1_W)
/* 37552*/ /*SwitchOpcode*/ 77|128,1/*205*/, TARGET_VAL(ISD::FMAD),// ->37761
/* 37556*/ OPC_RecordChild0, // #0 = $src0
/* 37557*/ OPC_RecordChild1, // #1 = $src1
/* 37558*/ OPC_RecordChild2, // #2 = $src2
/* 37559*/ OPC_CheckType, MVT::f32,
/* 37561*/ OPC_Scope, 98, /*->37661*/ // 2 children in Scope
/* 37563*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 37565*/ OPC_EmitInteger, MVT::i32, 0,
/* 37568*/ OPC_EmitInteger, MVT::i32, 0,
/* 37571*/ OPC_EmitInteger, MVT::i32, 0,
/* 37574*/ OPC_EmitInteger, MVT::i32, 0,
/* 37577*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 37589*/ OPC_EmitInteger, MVT::i32, 0,
/* 37592*/ OPC_EmitInteger, MVT::i32, 0,
/* 37595*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 37607*/ OPC_EmitInteger, MVT::i32, 0,
/* 37610*/ OPC_EmitInteger, MVT::i32, 0,
/* 37613*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 37625*/ OPC_EmitInteger, MVT::i32, 1,
/* 37628*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 37631*/ OPC_EmitInteger, MVT::i32, 0,
/* 37634*/ OPC_EmitInteger, MVT::i32, 0,
/* 37637*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MULADD_IEEE_r600), 0,
MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (fmad:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2) - Complexity = 3
// Dst: (MULADD_IEEE_r600:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2)
/* 37661*/ /*Scope*/ 98, /*->37760*/
/* 37662*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 37664*/ OPC_EmitInteger, MVT::i32, 0,
/* 37667*/ OPC_EmitInteger, MVT::i32, 0,
/* 37670*/ OPC_EmitInteger, MVT::i32, 0,
/* 37673*/ OPC_EmitInteger, MVT::i32, 0,
/* 37676*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 37688*/ OPC_EmitInteger, MVT::i32, 0,
/* 37691*/ OPC_EmitInteger, MVT::i32, 0,
/* 37694*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 37706*/ OPC_EmitInteger, MVT::i32, 0,
/* 37709*/ OPC_EmitInteger, MVT::i32, 0,
/* 37712*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 37724*/ OPC_EmitInteger, MVT::i32, 1,
/* 37727*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 37730*/ OPC_EmitInteger, MVT::i32, 0,
/* 37733*/ OPC_EmitInteger, MVT::i32, 0,
/* 37736*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MULADD_IEEE_eg), 0,
MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (fmad:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2) - Complexity = 3
// Dst: (MULADD_IEEE_eg:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2)
/* 37760*/ 0, /*End of Scope*/
/* 37761*/ /*SwitchOpcode*/ 78|128,1/*206*/, TARGET_VAL(ISD::FEXP2),// ->37971
/* 37765*/ OPC_RecordChild0, // #0 = $src0
/* 37766*/ OPC_CheckType, MVT::f32,
/* 37768*/ OPC_Scope, 66, /*->37836*/ // 3 children in Scope
/* 37770*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 37772*/ OPC_EmitInteger, MVT::i32, 1,
/* 37775*/ OPC_EmitInteger, MVT::i32, 0,
/* 37778*/ OPC_EmitInteger, MVT::i32, 0,
/* 37781*/ OPC_EmitInteger, MVT::i32, 0,
/* 37784*/ OPC_EmitInteger, MVT::i32, 0,
/* 37787*/ OPC_EmitInteger, MVT::i32, 0,
/* 37790*/ OPC_EmitInteger, MVT::i32, 0,
/* 37793*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 37805*/ OPC_EmitInteger, MVT::i32, 1,
/* 37808*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 37811*/ OPC_EmitInteger, MVT::i32, 0,
/* 37814*/ OPC_EmitInteger, MVT::i32, 0,
/* 37817*/ OPC_MorphNodeTo1, TARGET_VAL(R600::EXP_IEEE_r600), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (fexp2:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (EXP_IEEE_r600:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0)
/* 37836*/ /*Scope*/ 66, /*->37903*/
/* 37837*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 37839*/ OPC_EmitInteger, MVT::i32, 1,
/* 37842*/ OPC_EmitInteger, MVT::i32, 0,
/* 37845*/ OPC_EmitInteger, MVT::i32, 0,
/* 37848*/ OPC_EmitInteger, MVT::i32, 0,
/* 37851*/ OPC_EmitInteger, MVT::i32, 0,
/* 37854*/ OPC_EmitInteger, MVT::i32, 0,
/* 37857*/ OPC_EmitInteger, MVT::i32, 0,
/* 37860*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 37872*/ OPC_EmitInteger, MVT::i32, 1,
/* 37875*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 37878*/ OPC_EmitInteger, MVT::i32, 0,
/* 37881*/ OPC_EmitInteger, MVT::i32, 0,
/* 37884*/ OPC_MorphNodeTo1, TARGET_VAL(R600::EXP_IEEE_eg), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (fexp2:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (EXP_IEEE_eg:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0)
/* 37903*/ /*Scope*/ 66, /*->37970*/
/* 37904*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 37906*/ OPC_EmitInteger, MVT::i32, 1,
/* 37909*/ OPC_EmitInteger, MVT::i32, 0,
/* 37912*/ OPC_EmitInteger, MVT::i32, 0,
/* 37915*/ OPC_EmitInteger, MVT::i32, 0,
/* 37918*/ OPC_EmitInteger, MVT::i32, 0,
/* 37921*/ OPC_EmitInteger, MVT::i32, 0,
/* 37924*/ OPC_EmitInteger, MVT::i32, 0,
/* 37927*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 37939*/ OPC_EmitInteger, MVT::i32, 1,
/* 37942*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 37945*/ OPC_EmitInteger, MVT::i32, 0,
/* 37948*/ OPC_EmitInteger, MVT::i32, 0,
/* 37951*/ OPC_MorphNodeTo1, TARGET_VAL(R600::EXP_IEEE_cm), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (fexp2:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (EXP_IEEE_cm:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0)
/* 37970*/ 0, /*End of Scope*/
/* 37971*/ /*SwitchOpcode*/ 78|128,1/*206*/, TARGET_VAL(ISD::FLOG2),// ->38181
/* 37975*/ OPC_RecordChild0, // #0 = $src0
/* 37976*/ OPC_CheckType, MVT::f32,
/* 37978*/ OPC_Scope, 66, /*->38046*/ // 3 children in Scope
/* 37980*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 37982*/ OPC_EmitInteger, MVT::i32, 1,
/* 37985*/ OPC_EmitInteger, MVT::i32, 0,
/* 37988*/ OPC_EmitInteger, MVT::i32, 0,
/* 37991*/ OPC_EmitInteger, MVT::i32, 0,
/* 37994*/ OPC_EmitInteger, MVT::i32, 0,
/* 37997*/ OPC_EmitInteger, MVT::i32, 0,
/* 38000*/ OPC_EmitInteger, MVT::i32, 0,
/* 38003*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 38015*/ OPC_EmitInteger, MVT::i32, 1,
/* 38018*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 38021*/ OPC_EmitInteger, MVT::i32, 0,
/* 38024*/ OPC_EmitInteger, MVT::i32, 0,
/* 38027*/ OPC_MorphNodeTo1, TARGET_VAL(R600::LOG_IEEE_r600), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (flog2:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (LOG_IEEE_r600:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0)
/* 38046*/ /*Scope*/ 66, /*->38113*/
/* 38047*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 38049*/ OPC_EmitInteger, MVT::i32, 1,
/* 38052*/ OPC_EmitInteger, MVT::i32, 0,
/* 38055*/ OPC_EmitInteger, MVT::i32, 0,
/* 38058*/ OPC_EmitInteger, MVT::i32, 0,
/* 38061*/ OPC_EmitInteger, MVT::i32, 0,
/* 38064*/ OPC_EmitInteger, MVT::i32, 0,
/* 38067*/ OPC_EmitInteger, MVT::i32, 0,
/* 38070*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 38082*/ OPC_EmitInteger, MVT::i32, 1,
/* 38085*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 38088*/ OPC_EmitInteger, MVT::i32, 0,
/* 38091*/ OPC_EmitInteger, MVT::i32, 0,
/* 38094*/ OPC_MorphNodeTo1, TARGET_VAL(R600::LOG_IEEE_eg), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (flog2:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (LOG_IEEE_eg:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0)
/* 38113*/ /*Scope*/ 66, /*->38180*/
/* 38114*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 38116*/ OPC_EmitInteger, MVT::i32, 1,
/* 38119*/ OPC_EmitInteger, MVT::i32, 0,
/* 38122*/ OPC_EmitInteger, MVT::i32, 0,
/* 38125*/ OPC_EmitInteger, MVT::i32, 0,
/* 38128*/ OPC_EmitInteger, MVT::i32, 0,
/* 38131*/ OPC_EmitInteger, MVT::i32, 0,
/* 38134*/ OPC_EmitInteger, MVT::i32, 0,
/* 38137*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 38149*/ OPC_EmitInteger, MVT::i32, 1,
/* 38152*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 38155*/ OPC_EmitInteger, MVT::i32, 0,
/* 38158*/ OPC_EmitInteger, MVT::i32, 0,
/* 38161*/ OPC_MorphNodeTo1, TARGET_VAL(R600::LOG_IEEE_cm), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (flog2:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (LOG_IEEE_cm:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0)
/* 38180*/ 0, /*End of Scope*/
/* 38181*/ /*SwitchOpcode*/ 78|128,1/*206*/, TARGET_VAL(AMDGPUISD::RSQ_CLAMP),// ->38391
/* 38185*/ OPC_RecordChild0, // #0 = $src0
/* 38186*/ OPC_CheckType, MVT::f32,
/* 38188*/ OPC_Scope, 66, /*->38256*/ // 3 children in Scope
/* 38190*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 38192*/ OPC_EmitInteger, MVT::i32, 1,
/* 38195*/ OPC_EmitInteger, MVT::i32, 0,
/* 38198*/ OPC_EmitInteger, MVT::i32, 0,
/* 38201*/ OPC_EmitInteger, MVT::i32, 0,
/* 38204*/ OPC_EmitInteger, MVT::i32, 0,
/* 38207*/ OPC_EmitInteger, MVT::i32, 0,
/* 38210*/ OPC_EmitInteger, MVT::i32, 0,
/* 38213*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 38225*/ OPC_EmitInteger, MVT::i32, 1,
/* 38228*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 38231*/ OPC_EmitInteger, MVT::i32, 0,
/* 38234*/ OPC_EmitInteger, MVT::i32, 0,
/* 38237*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIPSQRT_CLAMPED_r600), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (AMDGPUrsq_clamp_impl:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (RECIPSQRT_CLAMPED_r600:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0)
/* 38256*/ /*Scope*/ 66, /*->38323*/
/* 38257*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 38259*/ OPC_EmitInteger, MVT::i32, 1,
/* 38262*/ OPC_EmitInteger, MVT::i32, 0,
/* 38265*/ OPC_EmitInteger, MVT::i32, 0,
/* 38268*/ OPC_EmitInteger, MVT::i32, 0,
/* 38271*/ OPC_EmitInteger, MVT::i32, 0,
/* 38274*/ OPC_EmitInteger, MVT::i32, 0,
/* 38277*/ OPC_EmitInteger, MVT::i32, 0,
/* 38280*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 38292*/ OPC_EmitInteger, MVT::i32, 1,
/* 38295*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 38298*/ OPC_EmitInteger, MVT::i32, 0,
/* 38301*/ OPC_EmitInteger, MVT::i32, 0,
/* 38304*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIPSQRT_CLAMPED_eg), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (AMDGPUrsq_clamp_impl:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (RECIPSQRT_CLAMPED_eg:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0)
/* 38323*/ /*Scope*/ 66, /*->38390*/
/* 38324*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 38326*/ OPC_EmitInteger, MVT::i32, 1,
/* 38329*/ OPC_EmitInteger, MVT::i32, 0,
/* 38332*/ OPC_EmitInteger, MVT::i32, 0,
/* 38335*/ OPC_EmitInteger, MVT::i32, 0,
/* 38338*/ OPC_EmitInteger, MVT::i32, 0,
/* 38341*/ OPC_EmitInteger, MVT::i32, 0,
/* 38344*/ OPC_EmitInteger, MVT::i32, 0,
/* 38347*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 38359*/ OPC_EmitInteger, MVT::i32, 1,
/* 38362*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 38365*/ OPC_EmitInteger, MVT::i32, 0,
/* 38368*/ OPC_EmitInteger, MVT::i32, 0,
/* 38371*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIPSQRT_CLAMPED_cm), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (AMDGPUrsq_clamp_impl:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (RECIPSQRT_CLAMPED_cm:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0)
/* 38390*/ 0, /*End of Scope*/
/* 38391*/ /*SwitchOpcode*/ 78|128,1/*206*/, TARGET_VAL(AMDGPUISD::RSQ),// ->38601
/* 38395*/ OPC_RecordChild0, // #0 = $src0
/* 38396*/ OPC_CheckType, MVT::f32,
/* 38398*/ OPC_Scope, 66, /*->38466*/ // 3 children in Scope
/* 38400*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 38402*/ OPC_EmitInteger, MVT::i32, 1,
/* 38405*/ OPC_EmitInteger, MVT::i32, 0,
/* 38408*/ OPC_EmitInteger, MVT::i32, 0,
/* 38411*/ OPC_EmitInteger, MVT::i32, 0,
/* 38414*/ OPC_EmitInteger, MVT::i32, 0,
/* 38417*/ OPC_EmitInteger, MVT::i32, 0,
/* 38420*/ OPC_EmitInteger, MVT::i32, 0,
/* 38423*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 38435*/ OPC_EmitInteger, MVT::i32, 1,
/* 38438*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 38441*/ OPC_EmitInteger, MVT::i32, 0,
/* 38444*/ OPC_EmitInteger, MVT::i32, 0,
/* 38447*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIPSQRT_IEEE_r600), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (AMDGPUrsq_impl:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (RECIPSQRT_IEEE_r600:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0)
/* 38466*/ /*Scope*/ 66, /*->38533*/
/* 38467*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 38469*/ OPC_EmitInteger, MVT::i32, 1,
/* 38472*/ OPC_EmitInteger, MVT::i32, 0,
/* 38475*/ OPC_EmitInteger, MVT::i32, 0,
/* 38478*/ OPC_EmitInteger, MVT::i32, 0,
/* 38481*/ OPC_EmitInteger, MVT::i32, 0,
/* 38484*/ OPC_EmitInteger, MVT::i32, 0,
/* 38487*/ OPC_EmitInteger, MVT::i32, 0,
/* 38490*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 38502*/ OPC_EmitInteger, MVT::i32, 1,
/* 38505*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 38508*/ OPC_EmitInteger, MVT::i32, 0,
/* 38511*/ OPC_EmitInteger, MVT::i32, 0,
/* 38514*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIPSQRT_IEEE_eg), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (AMDGPUrsq_impl:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (RECIPSQRT_IEEE_eg:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0)
/* 38533*/ /*Scope*/ 66, /*->38600*/
/* 38534*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 38536*/ OPC_EmitInteger, MVT::i32, 1,
/* 38539*/ OPC_EmitInteger, MVT::i32, 0,
/* 38542*/ OPC_EmitInteger, MVT::i32, 0,
/* 38545*/ OPC_EmitInteger, MVT::i32, 0,
/* 38548*/ OPC_EmitInteger, MVT::i32, 0,
/* 38551*/ OPC_EmitInteger, MVT::i32, 0,
/* 38554*/ OPC_EmitInteger, MVT::i32, 0,
/* 38557*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 38569*/ OPC_EmitInteger, MVT::i32, 1,
/* 38572*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 38575*/ OPC_EmitInteger, MVT::i32, 0,
/* 38578*/ OPC_EmitInteger, MVT::i32, 0,
/* 38581*/ OPC_MorphNodeTo1, TARGET_VAL(R600::RECIPSQRT_IEEE_cm), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (AMDGPUrsq_impl:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (RECIPSQRT_IEEE_cm:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src0)
/* 38600*/ 0, /*End of Scope*/
/* 38601*/ /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(ISD::SINT_TO_FP),// ->38746
/* 38605*/ OPC_RecordChild0, // #0 = $src0
/* 38606*/ OPC_CheckChild0Type, MVT::i32,
/* 38608*/ OPC_CheckType, MVT::f32,
/* 38610*/ OPC_Scope, 66, /*->38678*/ // 2 children in Scope
/* 38612*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 38614*/ OPC_EmitInteger, MVT::i32, 1,
/* 38617*/ OPC_EmitInteger, MVT::i32, 0,
/* 38620*/ OPC_EmitInteger, MVT::i32, 0,
/* 38623*/ OPC_EmitInteger, MVT::i32, 0,
/* 38626*/ OPC_EmitInteger, MVT::i32, 0,
/* 38629*/ OPC_EmitInteger, MVT::i32, 0,
/* 38632*/ OPC_EmitInteger, MVT::i32, 0,
/* 38635*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 38647*/ OPC_EmitInteger, MVT::i32, 1,
/* 38650*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 38653*/ OPC_EmitInteger, MVT::i32, 0,
/* 38656*/ OPC_EmitInteger, MVT::i32, 0,
/* 38659*/ OPC_MorphNodeTo1, TARGET_VAL(R600::INT_TO_FLT_r600), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (sint_to_fp:{ *:[f32] } R600_Reg32:{ *:[i32] }:$src0) - Complexity = 3
// Dst: (INT_TO_FLT_r600:{ *:[f32] } R600_Reg32:{ *:[i32] }:$src0)
/* 38678*/ /*Scope*/ 66, /*->38745*/
/* 38679*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 38681*/ OPC_EmitInteger, MVT::i32, 1,
/* 38684*/ OPC_EmitInteger, MVT::i32, 0,
/* 38687*/ OPC_EmitInteger, MVT::i32, 0,
/* 38690*/ OPC_EmitInteger, MVT::i32, 0,
/* 38693*/ OPC_EmitInteger, MVT::i32, 0,
/* 38696*/ OPC_EmitInteger, MVT::i32, 0,
/* 38699*/ OPC_EmitInteger, MVT::i32, 0,
/* 38702*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 38714*/ OPC_EmitInteger, MVT::i32, 1,
/* 38717*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 38720*/ OPC_EmitInteger, MVT::i32, 0,
/* 38723*/ OPC_EmitInteger, MVT::i32, 0,
/* 38726*/ OPC_MorphNodeTo1, TARGET_VAL(R600::INT_TO_FLT_eg), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (sint_to_fp:{ *:[f32] } R600_Reg32:{ *:[i32] }:$src0) - Complexity = 3
// Dst: (INT_TO_FLT_eg:{ *:[f32] } R600_Reg32:{ *:[i32] }:$src0)
/* 38745*/ 0, /*End of Scope*/
/* 38746*/ /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(ISD::UINT_TO_FP),// ->38891
/* 38750*/ OPC_RecordChild0, // #0 = $src0
/* 38751*/ OPC_CheckChild0Type, MVT::i32,
/* 38753*/ OPC_CheckType, MVT::f32,
/* 38755*/ OPC_Scope, 66, /*->38823*/ // 2 children in Scope
/* 38757*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 38759*/ OPC_EmitInteger, MVT::i32, 1,
/* 38762*/ OPC_EmitInteger, MVT::i32, 0,
/* 38765*/ OPC_EmitInteger, MVT::i32, 0,
/* 38768*/ OPC_EmitInteger, MVT::i32, 0,
/* 38771*/ OPC_EmitInteger, MVT::i32, 0,
/* 38774*/ OPC_EmitInteger, MVT::i32, 0,
/* 38777*/ OPC_EmitInteger, MVT::i32, 0,
/* 38780*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 38792*/ OPC_EmitInteger, MVT::i32, 1,
/* 38795*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 38798*/ OPC_EmitInteger, MVT::i32, 0,
/* 38801*/ OPC_EmitInteger, MVT::i32, 0,
/* 38804*/ OPC_MorphNodeTo1, TARGET_VAL(R600::UINT_TO_FLT_r600), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (uint_to_fp:{ *:[f32] } R600_Reg32:{ *:[i32] }:$src0) - Complexity = 3
// Dst: (UINT_TO_FLT_r600:{ *:[f32] } R600_Reg32:{ *:[i32] }:$src0)
/* 38823*/ /*Scope*/ 66, /*->38890*/
/* 38824*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 38826*/ OPC_EmitInteger, MVT::i32, 1,
/* 38829*/ OPC_EmitInteger, MVT::i32, 0,
/* 38832*/ OPC_EmitInteger, MVT::i32, 0,
/* 38835*/ OPC_EmitInteger, MVT::i32, 0,
/* 38838*/ OPC_EmitInteger, MVT::i32, 0,
/* 38841*/ OPC_EmitInteger, MVT::i32, 0,
/* 38844*/ OPC_EmitInteger, MVT::i32, 0,
/* 38847*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 38859*/ OPC_EmitInteger, MVT::i32, 1,
/* 38862*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 38865*/ OPC_EmitInteger, MVT::i32, 0,
/* 38868*/ OPC_EmitInteger, MVT::i32, 0,
/* 38871*/ OPC_MorphNodeTo1, TARGET_VAL(R600::UINT_TO_FLT_eg), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (uint_to_fp:{ *:[f32] } R600_Reg32:{ *:[i32] }:$src0) - Complexity = 3
// Dst: (UINT_TO_FLT_eg:{ *:[f32] } R600_Reg32:{ *:[i32] }:$src0)
/* 38890*/ 0, /*End of Scope*/
/* 38891*/ /*SwitchOpcode*/ 19|128,2/*275*/, TARGET_VAL(AMDGPUISD::SIN_HW),// ->39170
/* 38895*/ OPC_RecordChild0, // #0 = $src0
/* 38896*/ OPC_CheckChild0Type, MVT::f32,
/* 38898*/ OPC_CheckType, MVT::f32,
/* 38900*/ OPC_Scope, 66, /*->38968*/ // 4 children in Scope
/* 38902*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 38904*/ OPC_EmitInteger, MVT::i32, 1,
/* 38907*/ OPC_EmitInteger, MVT::i32, 0,
/* 38910*/ OPC_EmitInteger, MVT::i32, 0,
/* 38913*/ OPC_EmitInteger, MVT::i32, 0,
/* 38916*/ OPC_EmitInteger, MVT::i32, 0,
/* 38919*/ OPC_EmitInteger, MVT::i32, 0,
/* 38922*/ OPC_EmitInteger, MVT::i32, 0,
/* 38925*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 38937*/ OPC_EmitInteger, MVT::i32, 1,
/* 38940*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 38943*/ OPC_EmitInteger, MVT::i32, 0,
/* 38946*/ OPC_EmitInteger, MVT::i32, 0,
/* 38949*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SIN_r600), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (SIN_HW:{ *:[f32] } f32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (SIN_r600:{ *:[f32] } f32:{ *:[f32] }:$src0)
/* 38968*/ /*Scope*/ 66, /*->39035*/
/* 38969*/ OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/* 38971*/ OPC_EmitInteger, MVT::i32, 1,
/* 38974*/ OPC_EmitInteger, MVT::i32, 0,
/* 38977*/ OPC_EmitInteger, MVT::i32, 0,
/* 38980*/ OPC_EmitInteger, MVT::i32, 0,
/* 38983*/ OPC_EmitInteger, MVT::i32, 0,
/* 38986*/ OPC_EmitInteger, MVT::i32, 0,
/* 38989*/ OPC_EmitInteger, MVT::i32, 0,
/* 38992*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 39004*/ OPC_EmitInteger, MVT::i32, 1,
/* 39007*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 39010*/ OPC_EmitInteger, MVT::i32, 0,
/* 39013*/ OPC_EmitInteger, MVT::i32, 0,
/* 39016*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SIN_r700), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (SIN_HW:{ *:[f32] } f32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (SIN_r700:{ *:[f32] } f32:{ *:[f32] }:$src0)
/* 39035*/ /*Scope*/ 66, /*->39102*/
/* 39036*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 39038*/ OPC_EmitInteger, MVT::i32, 1,
/* 39041*/ OPC_EmitInteger, MVT::i32, 0,
/* 39044*/ OPC_EmitInteger, MVT::i32, 0,
/* 39047*/ OPC_EmitInteger, MVT::i32, 0,
/* 39050*/ OPC_EmitInteger, MVT::i32, 0,
/* 39053*/ OPC_EmitInteger, MVT::i32, 0,
/* 39056*/ OPC_EmitInteger, MVT::i32, 0,
/* 39059*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 39071*/ OPC_EmitInteger, MVT::i32, 1,
/* 39074*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 39077*/ OPC_EmitInteger, MVT::i32, 0,
/* 39080*/ OPC_EmitInteger, MVT::i32, 0,
/* 39083*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SIN_eg), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (SIN_HW:{ *:[f32] } f32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (SIN_eg:{ *:[f32] } f32:{ *:[f32] }:$src0)
/* 39102*/ /*Scope*/ 66, /*->39169*/
/* 39103*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 39105*/ OPC_EmitInteger, MVT::i32, 1,
/* 39108*/ OPC_EmitInteger, MVT::i32, 0,
/* 39111*/ OPC_EmitInteger, MVT::i32, 0,
/* 39114*/ OPC_EmitInteger, MVT::i32, 0,
/* 39117*/ OPC_EmitInteger, MVT::i32, 0,
/* 39120*/ OPC_EmitInteger, MVT::i32, 0,
/* 39123*/ OPC_EmitInteger, MVT::i32, 0,
/* 39126*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 39138*/ OPC_EmitInteger, MVT::i32, 1,
/* 39141*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 39144*/ OPC_EmitInteger, MVT::i32, 0,
/* 39147*/ OPC_EmitInteger, MVT::i32, 0,
/* 39150*/ OPC_MorphNodeTo1, TARGET_VAL(R600::SIN_cm), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (SIN_HW:{ *:[f32] } f32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (SIN_cm:{ *:[f32] } f32:{ *:[f32] }:$src0)
/* 39169*/ 0, /*End of Scope*/
/* 39170*/ /*SwitchOpcode*/ 19|128,2/*275*/, TARGET_VAL(AMDGPUISD::COS_HW),// ->39449
/* 39174*/ OPC_RecordChild0, // #0 = $src0
/* 39175*/ OPC_CheckChild0Type, MVT::f32,
/* 39177*/ OPC_CheckType, MVT::f32,
/* 39179*/ OPC_Scope, 66, /*->39247*/ // 4 children in Scope
/* 39181*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 39183*/ OPC_EmitInteger, MVT::i32, 1,
/* 39186*/ OPC_EmitInteger, MVT::i32, 0,
/* 39189*/ OPC_EmitInteger, MVT::i32, 0,
/* 39192*/ OPC_EmitInteger, MVT::i32, 0,
/* 39195*/ OPC_EmitInteger, MVT::i32, 0,
/* 39198*/ OPC_EmitInteger, MVT::i32, 0,
/* 39201*/ OPC_EmitInteger, MVT::i32, 0,
/* 39204*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 39216*/ OPC_EmitInteger, MVT::i32, 1,
/* 39219*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 39222*/ OPC_EmitInteger, MVT::i32, 0,
/* 39225*/ OPC_EmitInteger, MVT::i32, 0,
/* 39228*/ OPC_MorphNodeTo1, TARGET_VAL(R600::COS_r600), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (COS_HW:{ *:[f32] } f32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (COS_r600:{ *:[f32] } f32:{ *:[f32] }:$src0)
/* 39247*/ /*Scope*/ 66, /*->39314*/
/* 39248*/ OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/* 39250*/ OPC_EmitInteger, MVT::i32, 1,
/* 39253*/ OPC_EmitInteger, MVT::i32, 0,
/* 39256*/ OPC_EmitInteger, MVT::i32, 0,
/* 39259*/ OPC_EmitInteger, MVT::i32, 0,
/* 39262*/ OPC_EmitInteger, MVT::i32, 0,
/* 39265*/ OPC_EmitInteger, MVT::i32, 0,
/* 39268*/ OPC_EmitInteger, MVT::i32, 0,
/* 39271*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 39283*/ OPC_EmitInteger, MVT::i32, 1,
/* 39286*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 39289*/ OPC_EmitInteger, MVT::i32, 0,
/* 39292*/ OPC_EmitInteger, MVT::i32, 0,
/* 39295*/ OPC_MorphNodeTo1, TARGET_VAL(R600::COS_r700), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (COS_HW:{ *:[f32] } f32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (COS_r700:{ *:[f32] } f32:{ *:[f32] }:$src0)
/* 39314*/ /*Scope*/ 66, /*->39381*/
/* 39315*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 39317*/ OPC_EmitInteger, MVT::i32, 1,
/* 39320*/ OPC_EmitInteger, MVT::i32, 0,
/* 39323*/ OPC_EmitInteger, MVT::i32, 0,
/* 39326*/ OPC_EmitInteger, MVT::i32, 0,
/* 39329*/ OPC_EmitInteger, MVT::i32, 0,
/* 39332*/ OPC_EmitInteger, MVT::i32, 0,
/* 39335*/ OPC_EmitInteger, MVT::i32, 0,
/* 39338*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 39350*/ OPC_EmitInteger, MVT::i32, 1,
/* 39353*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 39356*/ OPC_EmitInteger, MVT::i32, 0,
/* 39359*/ OPC_EmitInteger, MVT::i32, 0,
/* 39362*/ OPC_MorphNodeTo1, TARGET_VAL(R600::COS_eg), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (COS_HW:{ *:[f32] } f32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (COS_eg:{ *:[f32] } f32:{ *:[f32] }:$src0)
/* 39381*/ /*Scope*/ 66, /*->39448*/
/* 39382*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 39384*/ OPC_EmitInteger, MVT::i32, 1,
/* 39387*/ OPC_EmitInteger, MVT::i32, 0,
/* 39390*/ OPC_EmitInteger, MVT::i32, 0,
/* 39393*/ OPC_EmitInteger, MVT::i32, 0,
/* 39396*/ OPC_EmitInteger, MVT::i32, 0,
/* 39399*/ OPC_EmitInteger, MVT::i32, 0,
/* 39402*/ OPC_EmitInteger, MVT::i32, 0,
/* 39405*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 39417*/ OPC_EmitInteger, MVT::i32, 1,
/* 39420*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 39423*/ OPC_EmitInteger, MVT::i32, 0,
/* 39426*/ OPC_EmitInteger, MVT::i32, 0,
/* 39429*/ OPC_MorphNodeTo1, TARGET_VAL(R600::COS_cm), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (COS_HW:{ *:[f32] } f32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (COS_cm:{ *:[f32] } f32:{ *:[f32] }:$src0)
/* 39448*/ 0, /*End of Scope*/
/* 39449*/ /*SwitchOpcode*/ 103, TARGET_VAL(ISD::FMA),// ->39555
/* 39452*/ OPC_RecordChild0, // #0 = $src0
/* 39453*/ OPC_RecordChild1, // #1 = $src1
/* 39454*/ OPC_RecordChild2, // #2 = $src2
/* 39455*/ OPC_CheckType, MVT::f32,
/* 39457*/ OPC_CheckPatternPredicate, 6, // (Subtarget->hasFMA()) && (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 39459*/ OPC_EmitInteger, MVT::i32, 0,
/* 39462*/ OPC_EmitInteger, MVT::i32, 0,
/* 39465*/ OPC_EmitInteger, MVT::i32, 0,
/* 39468*/ OPC_EmitInteger, MVT::i32, 0,
/* 39471*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 39483*/ OPC_EmitInteger, MVT::i32, 0,
/* 39486*/ OPC_EmitInteger, MVT::i32, 0,
/* 39489*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 39501*/ OPC_EmitInteger, MVT::i32, 0,
/* 39504*/ OPC_EmitInteger, MVT::i32, 0,
/* 39507*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 39519*/ OPC_EmitInteger, MVT::i32, 1,
/* 39522*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 39525*/ OPC_EmitInteger, MVT::i32, 0,
/* 39528*/ OPC_EmitInteger, MVT::i32, 0,
/* 39531*/ OPC_MorphNodeTo1, TARGET_VAL(R600::FMA_eg), 0,
MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17,
// Src: (fma:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2) - Complexity = 3
// Dst: (FMA_eg:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1, f32:{ *:[f32] }:$src2)
/* 39555*/ /*SwitchOpcode*/ 71, TARGET_VAL(ISD::FP16_TO_FP),// ->39629
/* 39558*/ OPC_RecordChild0, // #0 = $src0
/* 39559*/ OPC_CheckChild0Type, MVT::i32,
/* 39561*/ OPC_CheckType, MVT::f32,
/* 39563*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 39565*/ OPC_EmitInteger, MVT::i32, 1,
/* 39568*/ OPC_EmitInteger, MVT::i32, 0,
/* 39571*/ OPC_EmitInteger, MVT::i32, 0,
/* 39574*/ OPC_EmitInteger, MVT::i32, 0,
/* 39577*/ OPC_EmitInteger, MVT::i32, 0,
/* 39580*/ OPC_EmitInteger, MVT::i32, 0,
/* 39583*/ OPC_EmitInteger, MVT::i32, 0,
/* 39586*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 39598*/ OPC_EmitInteger, MVT::i32, 1,
/* 39601*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 39604*/ OPC_EmitInteger, MVT::i32, 0,
/* 39607*/ OPC_EmitInteger, MVT::i32, 0,
/* 39610*/ OPC_MorphNodeTo1, TARGET_VAL(R600::FLT16_TO_FLT32), 0,
MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12,
// Src: (f16_to_fp:{ *:[f32] } R600_Reg32:{ *:[i32] }:$src0) - Complexity = 3
// Dst: (FLT16_TO_FLT32:{ *:[f32] } R600_Reg32:{ *:[i32] }:$src0)
/* 39629*/ /*SwitchOpcode*/ 119|128,3/*503*/, TARGET_VAL(ISD::FSQRT),// ->40136
/* 39633*/ OPC_RecordChild0, // #0 = $src
/* 39634*/ OPC_CheckType, MVT::f32,
/* 39636*/ OPC_Scope, 36|128,1/*164*/, /*->39803*/ // 3 children in Scope
/* 39639*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 39641*/ OPC_EmitInteger, MVT::i32, 0,
/* 39644*/ OPC_EmitInteger, MVT::i32, 0,
/* 39647*/ OPC_EmitInteger, MVT::i32, 1,
/* 39650*/ OPC_EmitInteger, MVT::i32, 0,
/* 39653*/ OPC_EmitInteger, MVT::i32, 0,
/* 39656*/ OPC_EmitInteger, MVT::i32, 0,
/* 39659*/ OPC_EmitInteger, MVT::i32, 0,
/* 39662*/ OPC_EmitInteger, MVT::i32, 0,
/* 39665*/ OPC_EmitInteger, MVT::i32, 0,
/* 39668*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 39680*/ OPC_EmitInteger, MVT::i32, 1,
/* 39683*/ OPC_EmitInteger, MVT::i32, 0,
/* 39686*/ OPC_EmitInteger, MVT::i32, 0,
/* 39689*/ OPC_EmitInteger, MVT::i32, 0,
/* 39692*/ OPC_EmitInteger, MVT::i32, 0,
/* 39695*/ OPC_EmitInteger, MVT::i32, 0,
/* 39698*/ OPC_EmitInteger, MVT::i32, 0,
/* 39701*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 39713*/ OPC_EmitInteger, MVT::i32, 1,
/* 39716*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 39719*/ OPC_EmitInteger, MVT::i32, 0,
/* 39722*/ OPC_EmitInteger, MVT::i32, 0,
/* 39725*/ OPC_EmitNode1, TARGET_VAL(R600::RECIPSQRT_CLAMPED_r600), 0,
MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22, // Results = #23
/* 39744*/ OPC_EmitInteger, MVT::i32, 0,
/* 39747*/ OPC_EmitInteger, MVT::i32, 0,
/* 39750*/ OPC_EmitInteger, MVT::i32, 0,
/* 39753*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 39765*/ OPC_EmitInteger, MVT::i32, 1,
/* 39768*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 39771*/ OPC_EmitInteger, MVT::i32, 0,
/* 39774*/ OPC_EmitInteger, MVT::i32, 0,
/* 39777*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MUL), 0,
MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31,
// Src: (fsqrt:{ *:[f32] } f32:{ *:[f32] }:$src) - Complexity = 3
// Dst: (MUL:{ *:[f32] } ?:{ *:[f32] }:$src, (RECIPSQRT_CLAMPED_r600:{ *:[i32] } ?:{ *:[f32] }:$src))
/* 39803*/ /*Scope*/ 36|128,1/*164*/, /*->39969*/
/* 39805*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 39807*/ OPC_EmitInteger, MVT::i32, 0,
/* 39810*/ OPC_EmitInteger, MVT::i32, 0,
/* 39813*/ OPC_EmitInteger, MVT::i32, 1,
/* 39816*/ OPC_EmitInteger, MVT::i32, 0,
/* 39819*/ OPC_EmitInteger, MVT::i32, 0,
/* 39822*/ OPC_EmitInteger, MVT::i32, 0,
/* 39825*/ OPC_EmitInteger, MVT::i32, 0,
/* 39828*/ OPC_EmitInteger, MVT::i32, 0,
/* 39831*/ OPC_EmitInteger, MVT::i32, 0,
/* 39834*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 39846*/ OPC_EmitInteger, MVT::i32, 1,
/* 39849*/ OPC_EmitInteger, MVT::i32, 0,
/* 39852*/ OPC_EmitInteger, MVT::i32, 0,
/* 39855*/ OPC_EmitInteger, MVT::i32, 0,
/* 39858*/ OPC_EmitInteger, MVT::i32, 0,
/* 39861*/ OPC_EmitInteger, MVT::i32, 0,
/* 39864*/ OPC_EmitInteger, MVT::i32, 0,
/* 39867*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 39879*/ OPC_EmitInteger, MVT::i32, 1,
/* 39882*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 39885*/ OPC_EmitInteger, MVT::i32, 0,
/* 39888*/ OPC_EmitInteger, MVT::i32, 0,
/* 39891*/ OPC_EmitNode1, TARGET_VAL(R600::RECIPSQRT_CLAMPED_eg), 0,
MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22, // Results = #23
/* 39910*/ OPC_EmitInteger, MVT::i32, 0,
/* 39913*/ OPC_EmitInteger, MVT::i32, 0,
/* 39916*/ OPC_EmitInteger, MVT::i32, 0,
/* 39919*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 39931*/ OPC_EmitInteger, MVT::i32, 1,
/* 39934*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 39937*/ OPC_EmitInteger, MVT::i32, 0,
/* 39940*/ OPC_EmitInteger, MVT::i32, 0,
/* 39943*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MUL), 0,
MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31,
// Src: (fsqrt:{ *:[f32] } f32:{ *:[f32] }:$src) - Complexity = 3
// Dst: (MUL:{ *:[f32] } ?:{ *:[f32] }:$src, (RECIPSQRT_CLAMPED_eg:{ *:[i32] } ?:{ *:[f32] }:$src))
/* 39969*/ /*Scope*/ 36|128,1/*164*/, /*->40135*/
/* 39971*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 39973*/ OPC_EmitInteger, MVT::i32, 0,
/* 39976*/ OPC_EmitInteger, MVT::i32, 0,
/* 39979*/ OPC_EmitInteger, MVT::i32, 1,
/* 39982*/ OPC_EmitInteger, MVT::i32, 0,
/* 39985*/ OPC_EmitInteger, MVT::i32, 0,
/* 39988*/ OPC_EmitInteger, MVT::i32, 0,
/* 39991*/ OPC_EmitInteger, MVT::i32, 0,
/* 39994*/ OPC_EmitInteger, MVT::i32, 0,
/* 39997*/ OPC_EmitInteger, MVT::i32, 0,
/* 40000*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 40012*/ OPC_EmitInteger, MVT::i32, 1,
/* 40015*/ OPC_EmitInteger, MVT::i32, 0,
/* 40018*/ OPC_EmitInteger, MVT::i32, 0,
/* 40021*/ OPC_EmitInteger, MVT::i32, 0,
/* 40024*/ OPC_EmitInteger, MVT::i32, 0,
/* 40027*/ OPC_EmitInteger, MVT::i32, 0,
/* 40030*/ OPC_EmitInteger, MVT::i32, 0,
/* 40033*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 40045*/ OPC_EmitInteger, MVT::i32, 1,
/* 40048*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 40051*/ OPC_EmitInteger, MVT::i32, 0,
/* 40054*/ OPC_EmitInteger, MVT::i32, 0,
/* 40057*/ OPC_EmitNode1, TARGET_VAL(R600::RECIPSQRT_CLAMPED_cm), 0,
MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22, // Results = #23
/* 40076*/ OPC_EmitInteger, MVT::i32, 0,
/* 40079*/ OPC_EmitInteger, MVT::i32, 0,
/* 40082*/ OPC_EmitInteger, MVT::i32, 0,
/* 40085*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 40097*/ OPC_EmitInteger, MVT::i32, 1,
/* 40100*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 40103*/ OPC_EmitInteger, MVT::i32, 0,
/* 40106*/ OPC_EmitInteger, MVT::i32, 0,
/* 40109*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MUL), 0,
MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31,
// Src: (fsqrt:{ *:[f32] } f32:{ *:[f32] }:$src) - Complexity = 3
// Dst: (MUL:{ *:[f32] } R600_Reg32:{ *:[f32] }:$src, (RECIPSQRT_CLAMPED_cm:{ *:[i32] } ?:{ *:[f32] }:$src))
/* 40135*/ 0, /*End of Scope*/
/* 40136*/ /*SwitchOpcode*/ 56|128,5/*696*/, TARGET_VAL(ISD::FPOW),// ->40836
/* 40140*/ OPC_RecordChild0, // #0 = $src0
/* 40141*/ OPC_RecordChild1, // #1 = $src1
/* 40142*/ OPC_CheckType, MVT::f32,
/* 40144*/ OPC_Scope, 100|128,1/*228*/, /*->40375*/ // 3 children in Scope
/* 40147*/ OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/* 40149*/ OPC_EmitInteger, MVT::i32, 1,
/* 40152*/ OPC_EmitInteger, MVT::i32, 0,
/* 40155*/ OPC_EmitInteger, MVT::i32, 0,
/* 40158*/ OPC_EmitInteger, MVT::i32, 0,
/* 40161*/ OPC_EmitInteger, MVT::i32, 0,
/* 40164*/ OPC_EmitInteger, MVT::i32, 0,
/* 40167*/ OPC_EmitInteger, MVT::i32, 1,
/* 40170*/ OPC_EmitInteger, MVT::i32, 0,
/* 40173*/ OPC_EmitInteger, MVT::i32, 0,
/* 40176*/ OPC_EmitInteger, MVT::i32, 0,
/* 40179*/ OPC_EmitInteger, MVT::i32, 0,
/* 40182*/ OPC_EmitInteger, MVT::i32, 0,
/* 40185*/ OPC_EmitInteger, MVT::i32, 0,
/* 40188*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 40200*/ OPC_EmitInteger, MVT::i32, 1,
/* 40203*/ OPC_EmitInteger, MVT::i32, 0,
/* 40206*/ OPC_EmitInteger, MVT::i32, 0,
/* 40209*/ OPC_EmitInteger, MVT::i32, 0,
/* 40212*/ OPC_EmitInteger, MVT::i32, 0,
/* 40215*/ OPC_EmitInteger, MVT::i32, 0,
/* 40218*/ OPC_EmitInteger, MVT::i32, 0,
/* 40221*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 40233*/ OPC_EmitInteger, MVT::i32, 1,
/* 40236*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 40239*/ OPC_EmitInteger, MVT::i32, 0,
/* 40242*/ OPC_EmitInteger, MVT::i32, 0,
/* 40245*/ OPC_EmitNode1, TARGET_VAL(R600::LOG_IEEE_r600), 0,
MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27, // Results = #28
/* 40264*/ OPC_EmitInteger, MVT::i32, 0,
/* 40267*/ OPC_EmitInteger, MVT::i32, 0,
/* 40270*/ OPC_EmitInteger, MVT::i32, 0,
/* 40273*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 40285*/ OPC_EmitInteger, MVT::i32, 1,
/* 40288*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 40291*/ OPC_EmitInteger, MVT::i32, 0,
/* 40294*/ OPC_EmitInteger, MVT::i32, 0,
/* 40297*/ OPC_EmitNode1, TARGET_VAL(R600::MUL), 0,
MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36, // Results = #37
/* 40323*/ OPC_EmitInteger, MVT::i32, 0,
/* 40326*/ OPC_EmitInteger, MVT::i32, 0,
/* 40329*/ OPC_EmitInteger, MVT::i32, 0,
/* 40332*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 40344*/ OPC_EmitInteger, MVT::i32, 1,
/* 40347*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 40350*/ OPC_EmitInteger, MVT::i32, 0,
/* 40353*/ OPC_EmitInteger, MVT::i32, 0,
/* 40356*/ OPC_MorphNodeTo1, TARGET_VAL(R600::EXP_IEEE_r600), 0,
MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45,
// Src: (fpow:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1) - Complexity = 3
// Dst: (EXP_IEEE_r600:{ *:[f32] } (MUL:{ *:[i32] } f32:{ *:[f32] }:$src1, (LOG_IEEE_r600:{ *:[i32] } f32:{ *:[f32] }:$src0)))
/* 40375*/ /*Scope*/ 100|128,1/*228*/, /*->40605*/
/* 40377*/ OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA())
/* 40379*/ OPC_EmitInteger, MVT::i32, 1,
/* 40382*/ OPC_EmitInteger, MVT::i32, 0,
/* 40385*/ OPC_EmitInteger, MVT::i32, 0,
/* 40388*/ OPC_EmitInteger, MVT::i32, 0,
/* 40391*/ OPC_EmitInteger, MVT::i32, 0,
/* 40394*/ OPC_EmitInteger, MVT::i32, 0,
/* 40397*/ OPC_EmitInteger, MVT::i32, 1,
/* 40400*/ OPC_EmitInteger, MVT::i32, 0,
/* 40403*/ OPC_EmitInteger, MVT::i32, 0,
/* 40406*/ OPC_EmitInteger, MVT::i32, 0,
/* 40409*/ OPC_EmitInteger, MVT::i32, 0,
/* 40412*/ OPC_EmitInteger, MVT::i32, 0,
/* 40415*/ OPC_EmitInteger, MVT::i32, 0,
/* 40418*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 40430*/ OPC_EmitInteger, MVT::i32, 1,
/* 40433*/ OPC_EmitInteger, MVT::i32, 0,
/* 40436*/ OPC_EmitInteger, MVT::i32, 0,
/* 40439*/ OPC_EmitInteger, MVT::i32, 0,
/* 40442*/ OPC_EmitInteger, MVT::i32, 0,
/* 40445*/ OPC_EmitInteger, MVT::i32, 0,
/* 40448*/ OPC_EmitInteger, MVT::i32, 0,
/* 40451*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 40463*/ OPC_EmitInteger, MVT::i32, 1,
/* 40466*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 40469*/ OPC_EmitInteger, MVT::i32, 0,
/* 40472*/ OPC_EmitInteger, MVT::i32, 0,
/* 40475*/ OPC_EmitNode1, TARGET_VAL(R600::LOG_IEEE_eg), 0,
MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27, // Results = #28
/* 40494*/ OPC_EmitInteger, MVT::i32, 0,
/* 40497*/ OPC_EmitInteger, MVT::i32, 0,
/* 40500*/ OPC_EmitInteger, MVT::i32, 0,
/* 40503*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 40515*/ OPC_EmitInteger, MVT::i32, 1,
/* 40518*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 40521*/ OPC_EmitInteger, MVT::i32, 0,
/* 40524*/ OPC_EmitInteger, MVT::i32, 0,
/* 40527*/ OPC_EmitNode1, TARGET_VAL(R600::MUL), 0,
MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36, // Results = #37
/* 40553*/ OPC_EmitInteger, MVT::i32, 0,
/* 40556*/ OPC_EmitInteger, MVT::i32, 0,
/* 40559*/ OPC_EmitInteger, MVT::i32, 0,
/* 40562*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 40574*/ OPC_EmitInteger, MVT::i32, 1,
/* 40577*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 40580*/ OPC_EmitInteger, MVT::i32, 0,
/* 40583*/ OPC_EmitInteger, MVT::i32, 0,
/* 40586*/ OPC_MorphNodeTo1, TARGET_VAL(R600::EXP_IEEE_eg), 0,
MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45,
// Src: (fpow:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1) - Complexity = 3
// Dst: (EXP_IEEE_eg:{ *:[f32] } (MUL:{ *:[i32] } f32:{ *:[f32] }:$src1, (LOG_IEEE_eg:{ *:[i32] } f32:{ *:[f32] }:$src0)))
/* 40605*/ /*Scope*/ 100|128,1/*228*/, /*->40835*/
/* 40607*/ OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/* 40609*/ OPC_EmitInteger, MVT::i32, 1,
/* 40612*/ OPC_EmitInteger, MVT::i32, 0,
/* 40615*/ OPC_EmitInteger, MVT::i32, 0,
/* 40618*/ OPC_EmitInteger, MVT::i32, 0,
/* 40621*/ OPC_EmitInteger, MVT::i32, 0,
/* 40624*/ OPC_EmitInteger, MVT::i32, 0,
/* 40627*/ OPC_EmitInteger, MVT::i32, 1,
/* 40630*/ OPC_EmitInteger, MVT::i32, 0,
/* 40633*/ OPC_EmitInteger, MVT::i32, 0,
/* 40636*/ OPC_EmitInteger, MVT::i32, 0,
/* 40639*/ OPC_EmitInteger, MVT::i32, 0,
/* 40642*/ OPC_EmitInteger, MVT::i32, 0,
/* 40645*/ OPC_EmitInteger, MVT::i32, 0,
/* 40648*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 40660*/ OPC_EmitInteger, MVT::i32, 1,
/* 40663*/ OPC_EmitInteger, MVT::i32, 0,
/* 40666*/ OPC_EmitInteger, MVT::i32, 0,
/* 40669*/ OPC_EmitInteger, MVT::i32, 0,
/* 40672*/ OPC_EmitInteger, MVT::i32, 0,
/* 40675*/ OPC_EmitInteger, MVT::i32, 0,
/* 40678*/ OPC_EmitInteger, MVT::i32, 0,
/* 40681*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 40693*/ OPC_EmitInteger, MVT::i32, 1,
/* 40696*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 40699*/ OPC_EmitInteger, MVT::i32, 0,
/* 40702*/ OPC_EmitInteger, MVT::i32, 0,
/* 40705*/ OPC_EmitNode1, TARGET_VAL(R600::LOG_IEEE_cm), 0,
MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27, // Results = #28
/* 40724*/ OPC_EmitInteger, MVT::i32, 0,
/* 40727*/ OPC_EmitInteger, MVT::i32, 0,
/* 40730*/ OPC_EmitInteger, MVT::i32, 0,
/* 40733*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 40745*/ OPC_EmitInteger, MVT::i32, 1,
/* 40748*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 40751*/ OPC_EmitInteger, MVT::i32, 0,
/* 40754*/ OPC_EmitInteger, MVT::i32, 0,
/* 40757*/ OPC_EmitNode1, TARGET_VAL(R600::MUL), 0,
MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36, // Results = #37
/* 40783*/ OPC_EmitInteger, MVT::i32, 0,
/* 40786*/ OPC_EmitInteger, MVT::i32, 0,
/* 40789*/ OPC_EmitInteger, MVT::i32, 0,
/* 40792*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 40804*/ OPC_EmitInteger, MVT::i32, 1,
/* 40807*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 40810*/ OPC_EmitInteger, MVT::i32, 0,
/* 40813*/ OPC_EmitInteger, MVT::i32, 0,
/* 40816*/ OPC_MorphNodeTo1, TARGET_VAL(R600::EXP_IEEE_cm), 0,
MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45,
// Src: (fpow:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1) - Complexity = 3
// Dst: (EXP_IEEE_cm:{ *:[f32] } (MUL:{ *:[i32] } f32:{ *:[f32] }:$src1, (LOG_IEEE_cm:{ *:[i32] } f32:{ *:[f32] }:$src0)))
/* 40835*/ 0, /*End of Scope*/
/* 40836*/ /*SwitchOpcode*/ 14, TARGET_VAL(ISD::ConstantFP),// ->40853
/* 40839*/ OPC_RecordNode, // #0 = $val
/* 40840*/ OPC_CheckType, MVT::f32,
/* 40842*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 40844*/ OPC_EmitConvertToTarget, 0,
/* 40846*/ OPC_MorphNodeTo1, TARGET_VAL(R600::MOV_IMM_F32), 0,
MVT::f32, 1/*#Ops*/, 1,
// Src: (fpimm:{ *:[f32] }):$val - Complexity = 3
// Dst: (MOV_IMM_F32:{ *:[f32] } (fpimm:{ *:[f32] }):$val)
/* 40853*/ /*SwitchOpcode*/ 10, TARGET_VAL(ISD::FABS),// ->40866
/* 40856*/ OPC_RecordChild0, // #0 = $src0
/* 40857*/ OPC_CheckType, MVT::f32,
/* 40859*/ OPC_MorphNodeTo1, TARGET_VAL(R600::FABS_R600), 0,
MVT::f32, 1/*#Ops*/, 0,
// Src: (fabs:{ *:[f32] } f32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (FABS_R600:{ *:[f32] } f32:{ *:[f32] }:$src0)
/* 40866*/ /*SwitchOpcode*/ 10, TARGET_VAL(ISD::FNEG),// ->40879
/* 40869*/ OPC_RecordChild0, // #0 = $src0
/* 40870*/ OPC_CheckType, MVT::f32,
/* 40872*/ OPC_MorphNodeTo1, TARGET_VAL(R600::FNEG_R600), 0,
MVT::f32, 1/*#Ops*/, 0,
// Src: (fneg:{ *:[f32] } f32:{ *:[f32] }:$src0) - Complexity = 3
// Dst: (FNEG_R600:{ *:[f32] } f32:{ *:[f32] }:$src0)
/* 40879*/ /*SwitchOpcode*/ 68|128,4/*580*/, TARGET_VAL(ISD::FCOPYSIGN),// ->41463
/* 40883*/ OPC_RecordChild0, // #0 = $src0
/* 40884*/ OPC_RecordChild1, // #1 = $src1
/* 40885*/ OPC_Scope, 19|128,2/*275*/, /*->41163*/ // 2 children in Scope
/* 40888*/ OPC_CheckChild1Type, MVT::f32,
/* 40890*/ OPC_SwitchType /*2 cases */, 112, MVT::f32,// ->41005
/* 40893*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 40895*/ OPC_EmitInteger, MVT::i32, 0,
/* 40898*/ OPC_EmitInteger, MVT::i32, 0,
/* 40901*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/,
/* 40908*/ OPC_EmitNode1, TARGET_VAL(R600::MOV_IMM_I32), 0,
MVT::i32, 1/*#Ops*/, 4, // Results = #5
/* 40915*/ OPC_EmitInteger, MVT::i32, 0,
/* 40918*/ OPC_EmitInteger, MVT::i32, 0,
/* 40921*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 40933*/ OPC_EmitInteger, MVT::i32, 0,
/* 40936*/ OPC_EmitInteger, MVT::i32, 0,
/* 40939*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 40951*/ OPC_EmitInteger, MVT::i32, 0,
/* 40954*/ OPC_EmitInteger, MVT::i32, 0,
/* 40957*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 40969*/ OPC_EmitInteger, MVT::i32, 1,
/* 40972*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 40975*/ OPC_EmitInteger, MVT::i32, 0,
/* 40978*/ OPC_EmitInteger, MVT::i32, 0,
/* 40981*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::f32, 18/*#Ops*/, 2, 3, 5, 6, 7, 8, 0, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18,
// Src: (fcopysign:{ *:[f32] } f32:{ *:[f32] }:$src0, f32:{ *:[f32] }:$src1) - Complexity = 3
// Dst: (BFI_INT_eg:{ *:[f32] } (MOV_IMM_I32:{ *:[i32] } 2147483647:{ *:[i32] }), ?:{ *:[f32] }:$src0, ?:{ *:[f32] }:$src1)
/* 41005*/ /*SwitchType*/ 26|128,1/*154*/, MVT::f64,// ->41162
/* 41008*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 41010*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 41013*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 41016*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 3, // Results = #4
/* 41024*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 41027*/ OPC_EmitInteger, MVT::i32, 0,
/* 41030*/ OPC_EmitInteger, MVT::i32, 0,
/* 41033*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/,
/* 41040*/ OPC_EmitNode1, TARGET_VAL(R600::MOV_IMM_I32), 0,
MVT::i32, 1/*#Ops*/, 8, // Results = #9
/* 41047*/ OPC_EmitInteger, MVT::i32, 0,
/* 41050*/ OPC_EmitInteger, MVT::i32, 0,
/* 41053*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 41065*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 41068*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 13, // Results = #14
/* 41076*/ OPC_EmitInteger, MVT::i32, 0,
/* 41079*/ OPC_EmitInteger, MVT::i32, 0,
/* 41082*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 41094*/ OPC_EmitInteger, MVT::i32, 0,
/* 41097*/ OPC_EmitInteger, MVT::i32, 0,
/* 41100*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 41112*/ OPC_EmitInteger, MVT::i32, 1,
/* 41115*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 41118*/ OPC_EmitInteger, MVT::i32, 0,
/* 41121*/ OPC_EmitInteger, MVT::i32, 0,
/* 41124*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24, // Results = #25
/* 41148*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 41151*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::f64, 5/*#Ops*/, 2, 4, 5, 25, 26,
// Src: (fcopysign:{ *:[f64] } f64:{ *:[f64] }:$src0, f32:{ *:[f32] }:$src1) - Complexity = 3
// Dst: (REG_SEQUENCE:{ *:[f64] } R600_Reg64:{ *:[i32] }, (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[f64] }:$src0, sub0:{ *:[i32] }), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (MOV_IMM_I32:{ *:[i32] } 2147483647:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[f64] }:$src0, sub1:{ *:[i32] }), ?:{ *:[f32] }:$src1), sub1:{ *:[i32] })
/* 41162*/ 0, // EndSwitchType
/* 41163*/ /*Scope*/ 41|128,2/*297*/, /*->41462*/
/* 41165*/ OPC_CheckChild1Type, MVT::f64,
/* 41167*/ OPC_SwitchType /*2 cases */, 123, MVT::f32,// ->41293
/* 41170*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 41172*/ OPC_EmitInteger, MVT::i32, 0,
/* 41175*/ OPC_EmitInteger, MVT::i32, 0,
/* 41178*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/,
/* 41185*/ OPC_EmitNode1, TARGET_VAL(R600::MOV_IMM_I32), 0,
MVT::i32, 1/*#Ops*/, 4, // Results = #5
/* 41192*/ OPC_EmitInteger, MVT::i32, 0,
/* 41195*/ OPC_EmitInteger, MVT::i32, 0,
/* 41198*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 41210*/ OPC_EmitInteger, MVT::i32, 0,
/* 41213*/ OPC_EmitInteger, MVT::i32, 0,
/* 41216*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 41228*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 41231*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 12, // Results = #13
/* 41239*/ OPC_EmitInteger, MVT::i32, 0,
/* 41242*/ OPC_EmitInteger, MVT::i32, 0,
/* 41245*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 41257*/ OPC_EmitInteger, MVT::i32, 1,
/* 41260*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 41263*/ OPC_EmitInteger, MVT::i32, 0,
/* 41266*/ OPC_EmitInteger, MVT::i32, 0,
/* 41269*/ OPC_MorphNodeTo1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::f32, 18/*#Ops*/, 2, 3, 5, 6, 7, 8, 0, 9, 10, 11, 13, 14, 15, 16, 17, 18, 19, 20,
// Src: (fcopysign:{ *:[f32] } f32:{ *:[f32] }:$src0, f64:{ *:[f64] }:$src1) - Complexity = 3
// Dst: (BFI_INT_eg:{ *:[f32] } (MOV_IMM_I32:{ *:[i32] } 2147483647:{ *:[i32] }), ?:{ *:[f32] }:$src0, (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[f64] }:$src1, sub1:{ *:[i32] }))
/* 41293*/ /*SwitchType*/ 37|128,1/*165*/, MVT::f64,// ->41461
/* 41296*/ OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 41298*/ OPC_EmitInteger, MVT::i32, R600::R600_Reg64RegClassID,
/* 41301*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 41304*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 3, // Results = #4
/* 41312*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 41315*/ OPC_EmitInteger, MVT::i32, 0,
/* 41318*/ OPC_EmitInteger, MVT::i32, 0,
/* 41321*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/,
/* 41328*/ OPC_EmitNode1, TARGET_VAL(R600::MOV_IMM_I32), 0,
MVT::i32, 1/*#Ops*/, 8, // Results = #9
/* 41335*/ OPC_EmitInteger, MVT::i32, 0,
/* 41338*/ OPC_EmitInteger, MVT::i32, 0,
/* 41341*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 41353*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 41356*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 0, 13, // Results = #14
/* 41364*/ OPC_EmitInteger, MVT::i32, 0,
/* 41367*/ OPC_EmitInteger, MVT::i32, 0,
/* 41370*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 41382*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 41385*/ OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
MVT::i32, 2/*#Ops*/, 1, 18, // Results = #19
/* 41393*/ OPC_EmitInteger, MVT::i32, 0,
/* 41396*/ OPC_EmitInteger, MVT::i32, 0,
/* 41399*/ OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/,
/* 41411*/ OPC_EmitInteger, MVT::i32, 1,
/* 41414*/ OPC_EmitRegister, MVT::i32, R600::PRED_SEL_OFF,
/* 41417*/ OPC_EmitInteger, MVT::i32, 0,
/* 41420*/ OPC_EmitInteger, MVT::i32, 0,
/* 41423*/ OPC_EmitNode1, TARGET_VAL(R600::BFI_INT_eg), 0,
MVT::i32, 18/*#Ops*/, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, // Results = #27
/* 41447*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 41450*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
MVT::f64, 5/*#Ops*/, 2, 4, 5, 27, 28,
// Src: (fcopysign:{ *:[f64] } f64:{ *:[f64] }:$src0, f64:{ *:[f64] }:$src1) - Complexity = 3
// Dst: (REG_SEQUENCE:{ *:[f64] } R600_Reg64:{ *:[i32] }, (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[f64] }:$src0, sub0:{ *:[i32] }), sub0:{ *:[i32] }, (BFI_INT_eg:{ *:[i32] } (MOV_IMM_I32:{ *:[i32] } 2147483647:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[f64] }:$src0, sub1:{ *:[i32] }), (EXTRACT_SUBREG:{ *:[i32] } ?:{ *:[f64] }:$src1, sub1:{ *:[i32] })), sub1:{ *:[i32] })
/* 41461*/ 0, // EndSwitchType
/* 41462*/ 0, /*End of Scope*/
/* 41463*/ /*SwitchOpcode*/ 36|128,2/*292*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->41759
/* 41467*/ OPC_RecordChild0, // #0 = $vec
/* 41468*/ OPC_RecordChild1, // #1 = $elem
/* 41469*/ OPC_Scope, 36, /*->41507*/ // 10 children in Scope
/* 41471*/ OPC_CheckChild2Integer, 0,
/* 41473*/ OPC_SwitchType /*2 cases */, 14, MVT::v4i32,// ->41490
/* 41476*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 41478*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 41481*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v4i32, 3/*#Ops*/, 0, 1, 2,
// Src: (insertelt:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vec, i32:{ *:[i32] }:$elem, 0:{ *:[iPTR] }) - Complexity = 8
// Dst: (INSERT_SUBREG:{ *:[v4i32] } ?:{ *:[v4i32] }:$vec, ?:{ *:[i32] }:$elem, sub0:{ *:[i32] })
/* 41490*/ /*SwitchType*/ 14, MVT::v2i32,// ->41506
/* 41492*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 41494*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 41497*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v2i32, 3/*#Ops*/, 0, 1, 2,
// Src: (insertelt:{ *:[v2i32] } v2i32:{ *:[v2i32] }:$vec, i32:{ *:[i32] }:$elem, 0:{ *:[iPTR] }) - Complexity = 8
// Dst: (INSERT_SUBREG:{ *:[v2i32] } ?:{ *:[v2i32] }:$vec, ?:{ *:[i32] }:$elem, sub0:{ *:[i32] })
/* 41506*/ 0, // EndSwitchType
/* 41507*/ /*Scope*/ 36, /*->41544*/
/* 41508*/ OPC_CheckChild2Integer, 1,
/* 41510*/ OPC_SwitchType /*2 cases */, 14, MVT::v4i32,// ->41527
/* 41513*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 41515*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 41518*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v4i32, 3/*#Ops*/, 0, 1, 2,
// Src: (insertelt:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vec, i32:{ *:[i32] }:$elem, 1:{ *:[iPTR] }) - Complexity = 8
// Dst: (INSERT_SUBREG:{ *:[v4i32] } ?:{ *:[v4i32] }:$vec, ?:{ *:[i32] }:$elem, sub1:{ *:[i32] })
/* 41527*/ /*SwitchType*/ 14, MVT::v2i32,// ->41543
/* 41529*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 41531*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 41534*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v2i32, 3/*#Ops*/, 0, 1, 2,
// Src: (insertelt:{ *:[v2i32] } v2i32:{ *:[v2i32] }:$vec, i32:{ *:[i32] }:$elem, 1:{ *:[iPTR] }) - Complexity = 8
// Dst: (INSERT_SUBREG:{ *:[v2i32] } ?:{ *:[v2i32] }:$vec, ?:{ *:[i32] }:$elem, sub1:{ *:[i32] })
/* 41543*/ 0, // EndSwitchType
/* 41544*/ /*Scope*/ 18, /*->41563*/
/* 41545*/ OPC_CheckChild2Integer, 2,
/* 41547*/ OPC_CheckType, MVT::v4i32,
/* 41549*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 41551*/ OPC_EmitInteger, MVT::i32, R600::sub2,
/* 41554*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v4i32, 3/*#Ops*/, 0, 1, 2,
// Src: (insertelt:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vec, i32:{ *:[i32] }:$elem, 2:{ *:[iPTR] }) - Complexity = 8
// Dst: (INSERT_SUBREG:{ *:[v4i32] } ?:{ *:[v4i32] }:$vec, ?:{ *:[i32] }:$elem, sub2:{ *:[i32] })
/* 41563*/ /*Scope*/ 18, /*->41582*/
/* 41564*/ OPC_CheckChild2Integer, 3,
/* 41566*/ OPC_CheckType, MVT::v4i32,
/* 41568*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 41570*/ OPC_EmitInteger, MVT::i32, R600::sub3,
/* 41573*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v4i32, 3/*#Ops*/, 0, 1, 2,
// Src: (insertelt:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vec, i32:{ *:[i32] }:$elem, 3:{ *:[iPTR] }) - Complexity = 8
// Dst: (INSERT_SUBREG:{ *:[v4i32] } ?:{ *:[v4i32] }:$vec, ?:{ *:[i32] }:$elem, sub3:{ *:[i32] })
/* 41582*/ /*Scope*/ 31, /*->41614*/
/* 41583*/ OPC_RecordChild2, // #2 = $index
/* 41584*/ OPC_CheckChild2Type, MVT::i32,
/* 41586*/ OPC_SwitchType /*2 cases */, 11, MVT::v2i32,// ->41600
/* 41589*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 41591*/ OPC_MorphNodeTo1, TARGET_VAL(R600::R600_INSERT_ELT_V2), 0,
MVT::v2i32, 3/*#Ops*/, 0, 1, 2,
// Src: (insertelt:{ *:[v2i32] } v2i32:{ *:[v2i32] }:$vec, i32:{ *:[i32] }:$value, i32:{ *:[i32] }:$index) - Complexity = 3
// Dst: (R600_INSERT_ELT_V2:{ *:[v2i32] } ?:{ *:[v2i32] }:$vec, ?:{ *:[i32] }:$value, ?:{ *:[i32] }:$index)
/* 41600*/ /*SwitchType*/ 11, MVT::v4i32,// ->41613
/* 41602*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 41604*/ OPC_MorphNodeTo1, TARGET_VAL(R600::R600_INSERT_ELT_V4), 0,
MVT::v4i32, 3/*#Ops*/, 0, 1, 2,
// Src: (insertelt:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vec, i32:{ *:[i32] }:$value, i32:{ *:[i32] }:$index) - Complexity = 3
// Dst: (R600_INSERT_ELT_V4:{ *:[v4i32] } ?:{ *:[v4i32] }:$vec, ?:{ *:[i32] }:$value, ?:{ *:[i32] }:$index)
/* 41613*/ 0, // EndSwitchType
/* 41614*/ /*Scope*/ 36, /*->41651*/
/* 41615*/ OPC_CheckChild2Integer, 0,
/* 41617*/ OPC_SwitchType /*2 cases */, 14, MVT::v4f32,// ->41634
/* 41620*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 41622*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 41625*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v4f32, 3/*#Ops*/, 0, 1, 2,
// Src: (insertelt:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$vec, f32:{ *:[f32] }:$elem, 0:{ *:[iPTR] }) - Complexity = 8
// Dst: (INSERT_SUBREG:{ *:[v4f32] } ?:{ *:[v4f32] }:$vec, ?:{ *:[f32] }:$elem, sub0:{ *:[i32] })
/* 41634*/ /*SwitchType*/ 14, MVT::v2f32,// ->41650
/* 41636*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 41638*/ OPC_EmitInteger, MVT::i32, R600::sub0,
/* 41641*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v2f32, 3/*#Ops*/, 0, 1, 2,
// Src: (insertelt:{ *:[v2f32] } v2f32:{ *:[v2f32] }:$vec, f32:{ *:[f32] }:$elem, 0:{ *:[iPTR] }) - Complexity = 8
// Dst: (INSERT_SUBREG:{ *:[v2f32] } ?:{ *:[v2f32] }:$vec, ?:{ *:[f32] }:$elem, sub0:{ *:[i32] })
/* 41650*/ 0, // EndSwitchType
/* 41651*/ /*Scope*/ 36, /*->41688*/
/* 41652*/ OPC_CheckChild2Integer, 1,
/* 41654*/ OPC_SwitchType /*2 cases */, 14, MVT::v4f32,// ->41671
/* 41657*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 41659*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 41662*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v4f32, 3/*#Ops*/, 0, 1, 2,
// Src: (insertelt:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$vec, f32:{ *:[f32] }:$elem, 1:{ *:[iPTR] }) - Complexity = 8
// Dst: (INSERT_SUBREG:{ *:[v4f32] } ?:{ *:[v4f32] }:$vec, ?:{ *:[f32] }:$elem, sub1:{ *:[i32] })
/* 41671*/ /*SwitchType*/ 14, MVT::v2f32,// ->41687
/* 41673*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 41675*/ OPC_EmitInteger, MVT::i32, R600::sub1,
/* 41678*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v2f32, 3/*#Ops*/, 0, 1, 2,
// Src: (insertelt:{ *:[v2f32] } v2f32:{ *:[v2f32] }:$vec, f32:{ *:[f32] }:$elem, 1:{ *:[iPTR] }) - Complexity = 8
// Dst: (INSERT_SUBREG:{ *:[v2f32] } ?:{ *:[v2f32] }:$vec, ?:{ *:[f32] }:$elem, sub1:{ *:[i32] })
/* 41687*/ 0, // EndSwitchType
/* 41688*/ /*Scope*/ 18, /*->41707*/
/* 41689*/ OPC_CheckChild2Integer, 2,
/* 41691*/ OPC_CheckType, MVT::v4f32,
/* 41693*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 41695*/ OPC_EmitInteger, MVT::i32, R600::sub2,
/* 41698*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v4f32, 3/*#Ops*/, 0, 1, 2,
// Src: (insertelt:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$vec, f32:{ *:[f32] }:$elem, 2:{ *:[iPTR] }) - Complexity = 8
// Dst: (INSERT_SUBREG:{ *:[v4f32] } ?:{ *:[v4f32] }:$vec, ?:{ *:[f32] }:$elem, sub2:{ *:[i32] })
/* 41707*/ /*Scope*/ 18, /*->41726*/
/* 41708*/ OPC_CheckChild2Integer, 3,
/* 41710*/ OPC_CheckType, MVT::v4f32,
/* 41712*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 41714*/ OPC_EmitInteger, MVT::i32, R600::sub3,
/* 41717*/ OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
MVT::v4f32, 3/*#Ops*/, 0, 1, 2,
// Src: (insertelt:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$vec, f32:{ *:[f32] }:$elem, 3:{ *:[iPTR] }) - Complexity = 8
// Dst: (INSERT_SUBREG:{ *:[v4f32] } ?:{ *:[v4f32] }:$vec, ?:{ *:[f32] }:$elem, sub3:{ *:[i32] })
/* 41726*/ /*Scope*/ 31, /*->41758*/
/* 41727*/ OPC_RecordChild2, // #2 = $index
/* 41728*/ OPC_CheckChild2Type, MVT::i32,
/* 41730*/ OPC_SwitchType /*2 cases */, 11, MVT::v2f32,// ->41744
/* 41733*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 41735*/ OPC_MorphNodeTo1, TARGET_VAL(R600::R600_INSERT_ELT_V2), 0,
MVT::v2f32, 3/*#Ops*/, 0, 1, 2,
// Src: (insertelt:{ *:[v2f32] } v2f32:{ *:[v2f32] }:$vec, f32:{ *:[f32] }:$value, i32:{ *:[i32] }:$index) - Complexity = 3
// Dst: (R600_INSERT_ELT_V2:{ *:[v2f32] } ?:{ *:[v2f32] }:$vec, ?:{ *:[f32] }:$value, ?:{ *:[i32] }:$index)
/* 41744*/ /*SwitchType*/ 11, MVT::v4f32,// ->41757
/* 41746*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 41748*/ OPC_MorphNodeTo1, TARGET_VAL(R600::R600_INSERT_ELT_V4), 0,
MVT::v4f32, 3/*#Ops*/, 0, 1, 2,
// Src: (insertelt:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$vec, f32:{ *:[f32] }:$value, i32:{ *:[i32] }:$index) - Complexity = 3
// Dst: (R600_INSERT_ELT_V4:{ *:[v4f32] } ?:{ *:[v4f32] }:$vec, ?:{ *:[f32] }:$value, ?:{ *:[i32] }:$index)
/* 41757*/ 0, // EndSwitchType
/* 41758*/ 0, /*End of Scope*/
/* 41759*/ /*SwitchOpcode*/ 96|128,18/*2400*/, TARGET_VAL(AMDGPUISD::TEXTURE_FETCH),// ->44163
/* 41763*/ OPC_Scope, 88|128,1/*216*/, /*->41982*/ // 11 children in Scope
/* 41766*/ OPC_CheckChild0Integer, 0,
/* 41768*/ OPC_CheckChild0Type, MVT::i32,
/* 41770*/ OPC_RecordChild1, // #0 = $SRC_GPR
/* 41771*/ OPC_CheckChild1Type, MVT::v4f32,
/* 41773*/ OPC_RecordChild2, // #1 = $srcx
/* 41774*/ OPC_MoveChild2,
/* 41775*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 41778*/ OPC_CheckType, MVT::i32,
/* 41780*/ OPC_MoveParent,
/* 41781*/ OPC_RecordChild3, // #2 = $srcy
/* 41782*/ OPC_MoveChild3,
/* 41783*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 41786*/ OPC_CheckType, MVT::i32,
/* 41788*/ OPC_MoveParent,
/* 41789*/ OPC_RecordChild4, // #3 = $srcz
/* 41790*/ OPC_MoveChild4,
/* 41791*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 41794*/ OPC_CheckType, MVT::i32,
/* 41796*/ OPC_MoveParent,
/* 41797*/ OPC_RecordChild5, // #4 = $srcw
/* 41798*/ OPC_MoveChild5,
/* 41799*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 41802*/ OPC_CheckType, MVT::i32,
/* 41804*/ OPC_MoveParent,
/* 41805*/ OPC_RecordChild6, // #5 = $offsetx
/* 41806*/ OPC_MoveChild6,
/* 41807*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 41810*/ OPC_CheckType, MVT::i32,
/* 41812*/ OPC_MoveParent,
/* 41813*/ OPC_RecordChild7, // #6 = $offsety
/* 41814*/ OPC_MoveChild7,
/* 41815*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 41818*/ OPC_CheckType, MVT::i32,
/* 41820*/ OPC_MoveParent,
/* 41821*/ OPC_MoveChild, 8,
/* 41823*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 41826*/ OPC_RecordNode, // #7 = $offsetz
/* 41827*/ OPC_CheckType, MVT::i32,
/* 41829*/ OPC_MoveParent,
/* 41830*/ OPC_MoveChild, 9,
/* 41832*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 41835*/ OPC_RecordNode, // #8 = $DST_SEL_X
/* 41836*/ OPC_CheckType, MVT::i32,
/* 41838*/ OPC_MoveParent,
/* 41839*/ OPC_MoveChild, 10,
/* 41841*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 41844*/ OPC_RecordNode, // #9 = $DST_SEL_Y
/* 41845*/ OPC_CheckType, MVT::i32,
/* 41847*/ OPC_MoveParent,
/* 41848*/ OPC_MoveChild, 11,
/* 41850*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 41853*/ OPC_RecordNode, // #10 = $DST_SEL_Z
/* 41854*/ OPC_CheckType, MVT::i32,
/* 41856*/ OPC_MoveParent,
/* 41857*/ OPC_MoveChild, 12,
/* 41859*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 41862*/ OPC_RecordNode, // #11 = $DST_SEL_W
/* 41863*/ OPC_CheckType, MVT::i32,
/* 41865*/ OPC_MoveParent,
/* 41866*/ OPC_MoveChild, 13,
/* 41868*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 41871*/ OPC_RecordNode, // #12 = $RESOURCE_ID
/* 41872*/ OPC_CheckType, MVT::i32,
/* 41874*/ OPC_MoveParent,
/* 41875*/ OPC_MoveChild, 14,
/* 41877*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 41880*/ OPC_RecordNode, // #13 = $SAMPLER_ID
/* 41881*/ OPC_CheckType, MVT::i32,
/* 41883*/ OPC_MoveParent,
/* 41884*/ OPC_MoveChild, 15,
/* 41886*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 41889*/ OPC_RecordNode, // #14 = $COORD_TYPE_X
/* 41890*/ OPC_CheckType, MVT::i32,
/* 41892*/ OPC_MoveParent,
/* 41893*/ OPC_MoveChild, 16,
/* 41895*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 41898*/ OPC_RecordNode, // #15 = $COORD_TYPE_Y
/* 41899*/ OPC_CheckType, MVT::i32,
/* 41901*/ OPC_MoveParent,
/* 41902*/ OPC_MoveChild, 17,
/* 41904*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 41907*/ OPC_RecordNode, // #16 = $COORD_TYPE_Z
/* 41908*/ OPC_CheckType, MVT::i32,
/* 41910*/ OPC_MoveParent,
/* 41911*/ OPC_MoveChild, 18,
/* 41913*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 41916*/ OPC_RecordNode, // #17 = $COORD_TYPE_W
/* 41917*/ OPC_CheckType, MVT::i32,
/* 41919*/ OPC_MoveParent,
/* 41920*/ OPC_CheckType, MVT::v4f32,
/* 41922*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 41924*/ OPC_EmitConvertToTarget, 1,
/* 41926*/ OPC_EmitConvertToTarget, 2,
/* 41928*/ OPC_EmitConvertToTarget, 3,
/* 41930*/ OPC_EmitConvertToTarget, 4,
/* 41932*/ OPC_EmitConvertToTarget, 5,
/* 41934*/ OPC_EmitConvertToTarget, 6,
/* 41936*/ OPC_EmitConvertToTarget, 7,
/* 41938*/ OPC_EmitConvertToTarget, 8,
/* 41940*/ OPC_EmitConvertToTarget, 9,
/* 41942*/ OPC_EmitConvertToTarget, 10,
/* 41944*/ OPC_EmitConvertToTarget, 11,
/* 41946*/ OPC_EmitConvertToTarget, 12,
/* 41948*/ OPC_EmitConvertToTarget, 13,
/* 41950*/ OPC_EmitConvertToTarget, 14,
/* 41952*/ OPC_EmitConvertToTarget, 15,
/* 41954*/ OPC_EmitConvertToTarget, 16,
/* 41956*/ OPC_EmitConvertToTarget, 17,
/* 41958*/ OPC_MorphNodeTo1, TARGET_VAL(R600::TEX_SAMPLE), 0,
MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34,
// Src: (TEXTURE_FETCH:{ *:[v4f32] } 0:{ *:[i32] }, v4f32:{ *:[v4f32] }:$SRC_GPR, (imm:{ *:[i32] }):$srcx, (imm:{ *:[i32] }):$srcy, (imm:{ *:[i32] }):$srcz, (imm:{ *:[i32] }):$srcw, (imm:{ *:[i32] }):$offsetx, (imm:{ *:[i32] }):$offsety, (imm:{ *:[i32] }):$offsetz, (imm:{ *:[i32] }):$DST_SEL_X, (imm:{ *:[i32] }):$DST_SEL_Y, (imm:{ *:[i32] }):$DST_SEL_Z, (imm:{ *:[i32] }):$DST_SEL_W, (imm:{ *:[i32] }):$RESOURCE_ID, (imm:{ *:[i32] }):$SAMPLER_ID, (imm:{ *:[i32] }):$COORD_TYPE_X, (imm:{ *:[i32] }):$COORD_TYPE_Y, (imm:{ *:[i32] }):$COORD_TYPE_Z, (imm:{ *:[i32] }):$COORD_TYPE_W) - Complexity = 59
// Dst: (TEX_SAMPLE:{ *:[v4f32] } R600_Reg128:{ *:[v4f32] }:$SRC_GPR, (imm:{ *:[i32] }):$srcx, (imm:{ *:[i32] }):$srcy, (imm:{ *:[i32] }):$srcz, (imm:{ *:[i32] }):$srcw, (imm:{ *:[i32] }):$offsetx, (imm:{ *:[i32] }):$offsety, (imm:{ *:[i32] }):$offsetz, (imm:{ *:[i32] }):$DST_SEL_X, (imm:{ *:[i32] }):$DST_SEL_Y, (imm:{ *:[i32] }):$DST_SEL_Z, (imm:{ *:[i32] }):$DST_SEL_W, (imm:{ *:[i32] }):$RESOURCE_ID, (imm:{ *:[i32] }):$SAMPLER_ID, (imm:{ *:[i32] }):$COORD_TYPE_X, (imm:{ *:[i32] }):$COORD_TYPE_Y, (imm:{ *:[i32] }):$COORD_TYPE_Z, (imm:{ *:[i32] }):$COORD_TYPE_W)
/* 41982*/ /*Scope*/ 88|128,1/*216*/, /*->42200*/
/* 41984*/ OPC_CheckChild0Integer, 1,
/* 41986*/ OPC_CheckChild0Type, MVT::i32,
/* 41988*/ OPC_RecordChild1, // #0 = $SRC_GPR
/* 41989*/ OPC_CheckChild1Type, MVT::v4f32,
/* 41991*/ OPC_RecordChild2, // #1 = $srcx
/* 41992*/ OPC_MoveChild2,
/* 41993*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 41996*/ OPC_CheckType, MVT::i32,
/* 41998*/ OPC_MoveParent,
/* 41999*/ OPC_RecordChild3, // #2 = $srcy
/* 42000*/ OPC_MoveChild3,
/* 42001*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42004*/ OPC_CheckType, MVT::i32,
/* 42006*/ OPC_MoveParent,
/* 42007*/ OPC_RecordChild4, // #3 = $srcz
/* 42008*/ OPC_MoveChild4,
/* 42009*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42012*/ OPC_CheckType, MVT::i32,
/* 42014*/ OPC_MoveParent,
/* 42015*/ OPC_RecordChild5, // #4 = $srcw
/* 42016*/ OPC_MoveChild5,
/* 42017*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42020*/ OPC_CheckType, MVT::i32,
/* 42022*/ OPC_MoveParent,
/* 42023*/ OPC_RecordChild6, // #5 = $offsetx
/* 42024*/ OPC_MoveChild6,
/* 42025*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42028*/ OPC_CheckType, MVT::i32,
/* 42030*/ OPC_MoveParent,
/* 42031*/ OPC_RecordChild7, // #6 = $offsety
/* 42032*/ OPC_MoveChild7,
/* 42033*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42036*/ OPC_CheckType, MVT::i32,
/* 42038*/ OPC_MoveParent,
/* 42039*/ OPC_MoveChild, 8,
/* 42041*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42044*/ OPC_RecordNode, // #7 = $offsetz
/* 42045*/ OPC_CheckType, MVT::i32,
/* 42047*/ OPC_MoveParent,
/* 42048*/ OPC_MoveChild, 9,
/* 42050*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42053*/ OPC_RecordNode, // #8 = $DST_SEL_X
/* 42054*/ OPC_CheckType, MVT::i32,
/* 42056*/ OPC_MoveParent,
/* 42057*/ OPC_MoveChild, 10,
/* 42059*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42062*/ OPC_RecordNode, // #9 = $DST_SEL_Y
/* 42063*/ OPC_CheckType, MVT::i32,
/* 42065*/ OPC_MoveParent,
/* 42066*/ OPC_MoveChild, 11,
/* 42068*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42071*/ OPC_RecordNode, // #10 = $DST_SEL_Z
/* 42072*/ OPC_CheckType, MVT::i32,
/* 42074*/ OPC_MoveParent,
/* 42075*/ OPC_MoveChild, 12,
/* 42077*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42080*/ OPC_RecordNode, // #11 = $DST_SEL_W
/* 42081*/ OPC_CheckType, MVT::i32,
/* 42083*/ OPC_MoveParent,
/* 42084*/ OPC_MoveChild, 13,
/* 42086*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42089*/ OPC_RecordNode, // #12 = $RESOURCE_ID
/* 42090*/ OPC_CheckType, MVT::i32,
/* 42092*/ OPC_MoveParent,
/* 42093*/ OPC_MoveChild, 14,
/* 42095*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42098*/ OPC_RecordNode, // #13 = $SAMPLER_ID
/* 42099*/ OPC_CheckType, MVT::i32,
/* 42101*/ OPC_MoveParent,
/* 42102*/ OPC_MoveChild, 15,
/* 42104*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42107*/ OPC_RecordNode, // #14 = $COORD_TYPE_X
/* 42108*/ OPC_CheckType, MVT::i32,
/* 42110*/ OPC_MoveParent,
/* 42111*/ OPC_MoveChild, 16,
/* 42113*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42116*/ OPC_RecordNode, // #15 = $COORD_TYPE_Y
/* 42117*/ OPC_CheckType, MVT::i32,
/* 42119*/ OPC_MoveParent,
/* 42120*/ OPC_MoveChild, 17,
/* 42122*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42125*/ OPC_RecordNode, // #16 = $COORD_TYPE_Z
/* 42126*/ OPC_CheckType, MVT::i32,
/* 42128*/ OPC_MoveParent,
/* 42129*/ OPC_MoveChild, 18,
/* 42131*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42134*/ OPC_RecordNode, // #17 = $COORD_TYPE_W
/* 42135*/ OPC_CheckType, MVT::i32,
/* 42137*/ OPC_MoveParent,
/* 42138*/ OPC_CheckType, MVT::v4f32,
/* 42140*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 42142*/ OPC_EmitConvertToTarget, 1,
/* 42144*/ OPC_EmitConvertToTarget, 2,
/* 42146*/ OPC_EmitConvertToTarget, 3,
/* 42148*/ OPC_EmitConvertToTarget, 4,
/* 42150*/ OPC_EmitConvertToTarget, 5,
/* 42152*/ OPC_EmitConvertToTarget, 6,
/* 42154*/ OPC_EmitConvertToTarget, 7,
/* 42156*/ OPC_EmitConvertToTarget, 8,
/* 42158*/ OPC_EmitConvertToTarget, 9,
/* 42160*/ OPC_EmitConvertToTarget, 10,
/* 42162*/ OPC_EmitConvertToTarget, 11,
/* 42164*/ OPC_EmitConvertToTarget, 12,
/* 42166*/ OPC_EmitConvertToTarget, 13,
/* 42168*/ OPC_EmitConvertToTarget, 14,
/* 42170*/ OPC_EmitConvertToTarget, 15,
/* 42172*/ OPC_EmitConvertToTarget, 16,
/* 42174*/ OPC_EmitConvertToTarget, 17,
/* 42176*/ OPC_MorphNodeTo1, TARGET_VAL(R600::TEX_SAMPLE_C), 0,
MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34,
// Src: (TEXTURE_FETCH:{ *:[v4f32] } 1:{ *:[i32] }, v4f32:{ *:[v4f32] }:$SRC_GPR, (imm:{ *:[i32] }):$srcx, (imm:{ *:[i32] }):$srcy, (imm:{ *:[i32] }):$srcz, (imm:{ *:[i32] }):$srcw, (imm:{ *:[i32] }):$offsetx, (imm:{ *:[i32] }):$offsety, (imm:{ *:[i32] }):$offsetz, (imm:{ *:[i32] }):$DST_SEL_X, (imm:{ *:[i32] }):$DST_SEL_Y, (imm:{ *:[i32] }):$DST_SEL_Z, (imm:{ *:[i32] }):$DST_SEL_W, (imm:{ *:[i32] }):$RESOURCE_ID, (imm:{ *:[i32] }):$SAMPLER_ID, (imm:{ *:[i32] }):$COORD_TYPE_X, (imm:{ *:[i32] }):$COORD_TYPE_Y, (imm:{ *:[i32] }):$COORD_TYPE_Z, (imm:{ *:[i32] }):$COORD_TYPE_W) - Complexity = 59
// Dst: (TEX_SAMPLE_C:{ *:[v4f32] } R600_Reg128:{ *:[v4f32] }:$SRC_GPR, (imm:{ *:[i32] }):$srcx, (imm:{ *:[i32] }):$srcy, (imm:{ *:[i32] }):$srcz, (imm:{ *:[i32] }):$srcw, (imm:{ *:[i32] }):$offsetx, (imm:{ *:[i32] }):$offsety, (imm:{ *:[i32] }):$offsetz, (imm:{ *:[i32] }):$DST_SEL_X, (imm:{ *:[i32] }):$DST_SEL_Y, (imm:{ *:[i32] }):$DST_SEL_Z, (imm:{ *:[i32] }):$DST_SEL_W, (imm:{ *:[i32] }):$RESOURCE_ID, (imm:{ *:[i32] }):$SAMPLER_ID, (imm:{ *:[i32] }):$COORD_TYPE_X, (imm:{ *:[i32] }):$COORD_TYPE_Y, (imm:{ *:[i32] }):$COORD_TYPE_Z, (imm:{ *:[i32] }):$COORD_TYPE_W)
/* 42200*/ /*Scope*/ 88|128,1/*216*/, /*->42418*/
/* 42202*/ OPC_CheckChild0Integer, 2,
/* 42204*/ OPC_CheckChild0Type, MVT::i32,
/* 42206*/ OPC_RecordChild1, // #0 = $SRC_GPR
/* 42207*/ OPC_CheckChild1Type, MVT::v4f32,
/* 42209*/ OPC_RecordChild2, // #1 = $srcx
/* 42210*/ OPC_MoveChild2,
/* 42211*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42214*/ OPC_CheckType, MVT::i32,
/* 42216*/ OPC_MoveParent,
/* 42217*/ OPC_RecordChild3, // #2 = $srcy
/* 42218*/ OPC_MoveChild3,
/* 42219*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42222*/ OPC_CheckType, MVT::i32,
/* 42224*/ OPC_MoveParent,
/* 42225*/ OPC_RecordChild4, // #3 = $srcz
/* 42226*/ OPC_MoveChild4,
/* 42227*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42230*/ OPC_CheckType, MVT::i32,
/* 42232*/ OPC_MoveParent,
/* 42233*/ OPC_RecordChild5, // #4 = $srcw
/* 42234*/ OPC_MoveChild5,
/* 42235*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42238*/ OPC_CheckType, MVT::i32,
/* 42240*/ OPC_MoveParent,
/* 42241*/ OPC_RecordChild6, // #5 = $offsetx
/* 42242*/ OPC_MoveChild6,
/* 42243*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42246*/ OPC_CheckType, MVT::i32,
/* 42248*/ OPC_MoveParent,
/* 42249*/ OPC_RecordChild7, // #6 = $offsety
/* 42250*/ OPC_MoveChild7,
/* 42251*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42254*/ OPC_CheckType, MVT::i32,
/* 42256*/ OPC_MoveParent,
/* 42257*/ OPC_MoveChild, 8,
/* 42259*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42262*/ OPC_RecordNode, // #7 = $offsetz
/* 42263*/ OPC_CheckType, MVT::i32,
/* 42265*/ OPC_MoveParent,
/* 42266*/ OPC_MoveChild, 9,
/* 42268*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42271*/ OPC_RecordNode, // #8 = $DST_SEL_X
/* 42272*/ OPC_CheckType, MVT::i32,
/* 42274*/ OPC_MoveParent,
/* 42275*/ OPC_MoveChild, 10,
/* 42277*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42280*/ OPC_RecordNode, // #9 = $DST_SEL_Y
/* 42281*/ OPC_CheckType, MVT::i32,
/* 42283*/ OPC_MoveParent,
/* 42284*/ OPC_MoveChild, 11,
/* 42286*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42289*/ OPC_RecordNode, // #10 = $DST_SEL_Z
/* 42290*/ OPC_CheckType, MVT::i32,
/* 42292*/ OPC_MoveParent,
/* 42293*/ OPC_MoveChild, 12,
/* 42295*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42298*/ OPC_RecordNode, // #11 = $DST_SEL_W
/* 42299*/ OPC_CheckType, MVT::i32,
/* 42301*/ OPC_MoveParent,
/* 42302*/ OPC_MoveChild, 13,
/* 42304*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42307*/ OPC_RecordNode, // #12 = $RESOURCE_ID
/* 42308*/ OPC_CheckType, MVT::i32,
/* 42310*/ OPC_MoveParent,
/* 42311*/ OPC_MoveChild, 14,
/* 42313*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42316*/ OPC_RecordNode, // #13 = $SAMPLER_ID
/* 42317*/ OPC_CheckType, MVT::i32,
/* 42319*/ OPC_MoveParent,
/* 42320*/ OPC_MoveChild, 15,
/* 42322*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42325*/ OPC_RecordNode, // #14 = $COORD_TYPE_X
/* 42326*/ OPC_CheckType, MVT::i32,
/* 42328*/ OPC_MoveParent,
/* 42329*/ OPC_MoveChild, 16,
/* 42331*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42334*/ OPC_RecordNode, // #15 = $COORD_TYPE_Y
/* 42335*/ OPC_CheckType, MVT::i32,
/* 42337*/ OPC_MoveParent,
/* 42338*/ OPC_MoveChild, 17,
/* 42340*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42343*/ OPC_RecordNode, // #16 = $COORD_TYPE_Z
/* 42344*/ OPC_CheckType, MVT::i32,
/* 42346*/ OPC_MoveParent,
/* 42347*/ OPC_MoveChild, 18,
/* 42349*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42352*/ OPC_RecordNode, // #17 = $COORD_TYPE_W
/* 42353*/ OPC_CheckType, MVT::i32,
/* 42355*/ OPC_MoveParent,
/* 42356*/ OPC_CheckType, MVT::v4f32,
/* 42358*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 42360*/ OPC_EmitConvertToTarget, 1,
/* 42362*/ OPC_EmitConvertToTarget, 2,
/* 42364*/ OPC_EmitConvertToTarget, 3,
/* 42366*/ OPC_EmitConvertToTarget, 4,
/* 42368*/ OPC_EmitConvertToTarget, 5,
/* 42370*/ OPC_EmitConvertToTarget, 6,
/* 42372*/ OPC_EmitConvertToTarget, 7,
/* 42374*/ OPC_EmitConvertToTarget, 8,
/* 42376*/ OPC_EmitConvertToTarget, 9,
/* 42378*/ OPC_EmitConvertToTarget, 10,
/* 42380*/ OPC_EmitConvertToTarget, 11,
/* 42382*/ OPC_EmitConvertToTarget, 12,
/* 42384*/ OPC_EmitConvertToTarget, 13,
/* 42386*/ OPC_EmitConvertToTarget, 14,
/* 42388*/ OPC_EmitConvertToTarget, 15,
/* 42390*/ OPC_EmitConvertToTarget, 16,
/* 42392*/ OPC_EmitConvertToTarget, 17,
/* 42394*/ OPC_MorphNodeTo1, TARGET_VAL(R600::TEX_SAMPLE_L), 0,
MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34,
// Src: (TEXTURE_FETCH:{ *:[v4f32] } 2:{ *:[i32] }, v4f32:{ *:[v4f32] }:$SRC_GPR, (imm:{ *:[i32] }):$srcx, (imm:{ *:[i32] }):$srcy, (imm:{ *:[i32] }):$srcz, (imm:{ *:[i32] }):$srcw, (imm:{ *:[i32] }):$offsetx, (imm:{ *:[i32] }):$offsety, (imm:{ *:[i32] }):$offsetz, (imm:{ *:[i32] }):$DST_SEL_X, (imm:{ *:[i32] }):$DST_SEL_Y, (imm:{ *:[i32] }):$DST_SEL_Z, (imm:{ *:[i32] }):$DST_SEL_W, (imm:{ *:[i32] }):$RESOURCE_ID, (imm:{ *:[i32] }):$SAMPLER_ID, (imm:{ *:[i32] }):$COORD_TYPE_X, (imm:{ *:[i32] }):$COORD_TYPE_Y, (imm:{ *:[i32] }):$COORD_TYPE_Z, (imm:{ *:[i32] }):$COORD_TYPE_W) - Complexity = 59
// Dst: (TEX_SAMPLE_L:{ *:[v4f32] } R600_Reg128:{ *:[v4f32] }:$SRC_GPR, (imm:{ *:[i32] }):$srcx, (imm:{ *:[i32] }):$srcy, (imm:{ *:[i32] }):$srcz, (imm:{ *:[i32] }):$srcw, (imm:{ *:[i32] }):$offsetx, (imm:{ *:[i32] }):$offsety, (imm:{ *:[i32] }):$offsetz, (imm:{ *:[i32] }):$DST_SEL_X, (imm:{ *:[i32] }):$DST_SEL_Y, (imm:{ *:[i32] }):$DST_SEL_Z, (imm:{ *:[i32] }):$DST_SEL_W, (imm:{ *:[i32] }):$RESOURCE_ID, (imm:{ *:[i32] }):$SAMPLER_ID, (imm:{ *:[i32] }):$COORD_TYPE_X, (imm:{ *:[i32] }):$COORD_TYPE_Y, (imm:{ *:[i32] }):$COORD_TYPE_Z, (imm:{ *:[i32] }):$COORD_TYPE_W)
/* 42418*/ /*Scope*/ 88|128,1/*216*/, /*->42636*/
/* 42420*/ OPC_CheckChild0Integer, 3,
/* 42422*/ OPC_CheckChild0Type, MVT::i32,
/* 42424*/ OPC_RecordChild1, // #0 = $SRC_GPR
/* 42425*/ OPC_CheckChild1Type, MVT::v4f32,
/* 42427*/ OPC_RecordChild2, // #1 = $srcx
/* 42428*/ OPC_MoveChild2,
/* 42429*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42432*/ OPC_CheckType, MVT::i32,
/* 42434*/ OPC_MoveParent,
/* 42435*/ OPC_RecordChild3, // #2 = $srcy
/* 42436*/ OPC_MoveChild3,
/* 42437*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42440*/ OPC_CheckType, MVT::i32,
/* 42442*/ OPC_MoveParent,
/* 42443*/ OPC_RecordChild4, // #3 = $srcz
/* 42444*/ OPC_MoveChild4,
/* 42445*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42448*/ OPC_CheckType, MVT::i32,
/* 42450*/ OPC_MoveParent,
/* 42451*/ OPC_RecordChild5, // #4 = $srcw
/* 42452*/ OPC_MoveChild5,
/* 42453*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42456*/ OPC_CheckType, MVT::i32,
/* 42458*/ OPC_MoveParent,
/* 42459*/ OPC_RecordChild6, // #5 = $offsetx
/* 42460*/ OPC_MoveChild6,
/* 42461*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42464*/ OPC_CheckType, MVT::i32,
/* 42466*/ OPC_MoveParent,
/* 42467*/ OPC_RecordChild7, // #6 = $offsety
/* 42468*/ OPC_MoveChild7,
/* 42469*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42472*/ OPC_CheckType, MVT::i32,
/* 42474*/ OPC_MoveParent,
/* 42475*/ OPC_MoveChild, 8,
/* 42477*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42480*/ OPC_RecordNode, // #7 = $offsetz
/* 42481*/ OPC_CheckType, MVT::i32,
/* 42483*/ OPC_MoveParent,
/* 42484*/ OPC_MoveChild, 9,
/* 42486*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42489*/ OPC_RecordNode, // #8 = $DST_SEL_X
/* 42490*/ OPC_CheckType, MVT::i32,
/* 42492*/ OPC_MoveParent,
/* 42493*/ OPC_MoveChild, 10,
/* 42495*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42498*/ OPC_RecordNode, // #9 = $DST_SEL_Y
/* 42499*/ OPC_CheckType, MVT::i32,
/* 42501*/ OPC_MoveParent,
/* 42502*/ OPC_MoveChild, 11,
/* 42504*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42507*/ OPC_RecordNode, // #10 = $DST_SEL_Z
/* 42508*/ OPC_CheckType, MVT::i32,
/* 42510*/ OPC_MoveParent,
/* 42511*/ OPC_MoveChild, 12,
/* 42513*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42516*/ OPC_RecordNode, // #11 = $DST_SEL_W
/* 42517*/ OPC_CheckType, MVT::i32,
/* 42519*/ OPC_MoveParent,
/* 42520*/ OPC_MoveChild, 13,
/* 42522*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42525*/ OPC_RecordNode, // #12 = $RESOURCE_ID
/* 42526*/ OPC_CheckType, MVT::i32,
/* 42528*/ OPC_MoveParent,
/* 42529*/ OPC_MoveChild, 14,
/* 42531*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42534*/ OPC_RecordNode, // #13 = $SAMPLER_ID
/* 42535*/ OPC_CheckType, MVT::i32,
/* 42537*/ OPC_MoveParent,
/* 42538*/ OPC_MoveChild, 15,
/* 42540*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42543*/ OPC_RecordNode, // #14 = $COORD_TYPE_X
/* 42544*/ OPC_CheckType, MVT::i32,
/* 42546*/ OPC_MoveParent,
/* 42547*/ OPC_MoveChild, 16,
/* 42549*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42552*/ OPC_RecordNode, // #15 = $COORD_TYPE_Y
/* 42553*/ OPC_CheckType, MVT::i32,
/* 42555*/ OPC_MoveParent,
/* 42556*/ OPC_MoveChild, 17,
/* 42558*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42561*/ OPC_RecordNode, // #16 = $COORD_TYPE_Z
/* 42562*/ OPC_CheckType, MVT::i32,
/* 42564*/ OPC_MoveParent,
/* 42565*/ OPC_MoveChild, 18,
/* 42567*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42570*/ OPC_RecordNode, // #17 = $COORD_TYPE_W
/* 42571*/ OPC_CheckType, MVT::i32,
/* 42573*/ OPC_MoveParent,
/* 42574*/ OPC_CheckType, MVT::v4f32,
/* 42576*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 42578*/ OPC_EmitConvertToTarget, 1,
/* 42580*/ OPC_EmitConvertToTarget, 2,
/* 42582*/ OPC_EmitConvertToTarget, 3,
/* 42584*/ OPC_EmitConvertToTarget, 4,
/* 42586*/ OPC_EmitConvertToTarget, 5,
/* 42588*/ OPC_EmitConvertToTarget, 6,
/* 42590*/ OPC_EmitConvertToTarget, 7,
/* 42592*/ OPC_EmitConvertToTarget, 8,
/* 42594*/ OPC_EmitConvertToTarget, 9,
/* 42596*/ OPC_EmitConvertToTarget, 10,
/* 42598*/ OPC_EmitConvertToTarget, 11,
/* 42600*/ OPC_EmitConvertToTarget, 12,
/* 42602*/ OPC_EmitConvertToTarget, 13,
/* 42604*/ OPC_EmitConvertToTarget, 14,
/* 42606*/ OPC_EmitConvertToTarget, 15,
/* 42608*/ OPC_EmitConvertToTarget, 16,
/* 42610*/ OPC_EmitConvertToTarget, 17,
/* 42612*/ OPC_MorphNodeTo1, TARGET_VAL(R600::TEX_SAMPLE_C_L), 0,
MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34,
// Src: (TEXTURE_FETCH:{ *:[v4f32] } 3:{ *:[i32] }, v4f32:{ *:[v4f32] }:$SRC_GPR, (imm:{ *:[i32] }):$srcx, (imm:{ *:[i32] }):$srcy, (imm:{ *:[i32] }):$srcz, (imm:{ *:[i32] }):$srcw, (imm:{ *:[i32] }):$offsetx, (imm:{ *:[i32] }):$offsety, (imm:{ *:[i32] }):$offsetz, (imm:{ *:[i32] }):$DST_SEL_X, (imm:{ *:[i32] }):$DST_SEL_Y, (imm:{ *:[i32] }):$DST_SEL_Z, (imm:{ *:[i32] }):$DST_SEL_W, (imm:{ *:[i32] }):$RESOURCE_ID, (imm:{ *:[i32] }):$SAMPLER_ID, (imm:{ *:[i32] }):$COORD_TYPE_X, (imm:{ *:[i32] }):$COORD_TYPE_Y, (imm:{ *:[i32] }):$COORD_TYPE_Z, (imm:{ *:[i32] }):$COORD_TYPE_W) - Complexity = 59
// Dst: (TEX_SAMPLE_C_L:{ *:[v4f32] } R600_Reg128:{ *:[v4f32] }:$SRC_GPR, (imm:{ *:[i32] }):$srcx, (imm:{ *:[i32] }):$srcy, (imm:{ *:[i32] }):$srcz, (imm:{ *:[i32] }):$srcw, (imm:{ *:[i32] }):$offsetx, (imm:{ *:[i32] }):$offsety, (imm:{ *:[i32] }):$offsetz, (imm:{ *:[i32] }):$DST_SEL_X, (imm:{ *:[i32] }):$DST_SEL_Y, (imm:{ *:[i32] }):$DST_SEL_Z, (imm:{ *:[i32] }):$DST_SEL_W, (imm:{ *:[i32] }):$RESOURCE_ID, (imm:{ *:[i32] }):$SAMPLER_ID, (imm:{ *:[i32] }):$COORD_TYPE_X, (imm:{ *:[i32] }):$COORD_TYPE_Y, (imm:{ *:[i32] }):$COORD_TYPE_Z, (imm:{ *:[i32] }):$COORD_TYPE_W)
/* 42636*/ /*Scope*/ 88|128,1/*216*/, /*->42854*/
/* 42638*/ OPC_CheckChild0Integer, 4,
/* 42640*/ OPC_CheckChild0Type, MVT::i32,
/* 42642*/ OPC_RecordChild1, // #0 = $SRC_GPR
/* 42643*/ OPC_CheckChild1Type, MVT::v4f32,
/* 42645*/ OPC_RecordChild2, // #1 = $srcx
/* 42646*/ OPC_MoveChild2,
/* 42647*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42650*/ OPC_CheckType, MVT::i32,
/* 42652*/ OPC_MoveParent,
/* 42653*/ OPC_RecordChild3, // #2 = $srcy
/* 42654*/ OPC_MoveChild3,
/* 42655*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42658*/ OPC_CheckType, MVT::i32,
/* 42660*/ OPC_MoveParent,
/* 42661*/ OPC_RecordChild4, // #3 = $srcz
/* 42662*/ OPC_MoveChild4,
/* 42663*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42666*/ OPC_CheckType, MVT::i32,
/* 42668*/ OPC_MoveParent,
/* 42669*/ OPC_RecordChild5, // #4 = $srcw
/* 42670*/ OPC_MoveChild5,
/* 42671*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42674*/ OPC_CheckType, MVT::i32,
/* 42676*/ OPC_MoveParent,
/* 42677*/ OPC_RecordChild6, // #5 = $offsetx
/* 42678*/ OPC_MoveChild6,
/* 42679*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42682*/ OPC_CheckType, MVT::i32,
/* 42684*/ OPC_MoveParent,
/* 42685*/ OPC_RecordChild7, // #6 = $offsety
/* 42686*/ OPC_MoveChild7,
/* 42687*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42690*/ OPC_CheckType, MVT::i32,
/* 42692*/ OPC_MoveParent,
/* 42693*/ OPC_MoveChild, 8,
/* 42695*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42698*/ OPC_RecordNode, // #7 = $offsetz
/* 42699*/ OPC_CheckType, MVT::i32,
/* 42701*/ OPC_MoveParent,
/* 42702*/ OPC_MoveChild, 9,
/* 42704*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42707*/ OPC_RecordNode, // #8 = $DST_SEL_X
/* 42708*/ OPC_CheckType, MVT::i32,
/* 42710*/ OPC_MoveParent,
/* 42711*/ OPC_MoveChild, 10,
/* 42713*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42716*/ OPC_RecordNode, // #9 = $DST_SEL_Y
/* 42717*/ OPC_CheckType, MVT::i32,
/* 42719*/ OPC_MoveParent,
/* 42720*/ OPC_MoveChild, 11,
/* 42722*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42725*/ OPC_RecordNode, // #10 = $DST_SEL_Z
/* 42726*/ OPC_CheckType, MVT::i32,
/* 42728*/ OPC_MoveParent,
/* 42729*/ OPC_MoveChild, 12,
/* 42731*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42734*/ OPC_RecordNode, // #11 = $DST_SEL_W
/* 42735*/ OPC_CheckType, MVT::i32,
/* 42737*/ OPC_MoveParent,
/* 42738*/ OPC_MoveChild, 13,
/* 42740*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42743*/ OPC_RecordNode, // #12 = $RESOURCE_ID
/* 42744*/ OPC_CheckType, MVT::i32,
/* 42746*/ OPC_MoveParent,
/* 42747*/ OPC_MoveChild, 14,
/* 42749*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42752*/ OPC_RecordNode, // #13 = $SAMPLER_ID
/* 42753*/ OPC_CheckType, MVT::i32,
/* 42755*/ OPC_MoveParent,
/* 42756*/ OPC_MoveChild, 15,
/* 42758*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42761*/ OPC_RecordNode, // #14 = $COORD_TYPE_X
/* 42762*/ OPC_CheckType, MVT::i32,
/* 42764*/ OPC_MoveParent,
/* 42765*/ OPC_MoveChild, 16,
/* 42767*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42770*/ OPC_RecordNode, // #15 = $COORD_TYPE_Y
/* 42771*/ OPC_CheckType, MVT::i32,
/* 42773*/ OPC_MoveParent,
/* 42774*/ OPC_MoveChild, 17,
/* 42776*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42779*/ OPC_RecordNode, // #16 = $COORD_TYPE_Z
/* 42780*/ OPC_CheckType, MVT::i32,
/* 42782*/ OPC_MoveParent,
/* 42783*/ OPC_MoveChild, 18,
/* 42785*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42788*/ OPC_RecordNode, // #17 = $COORD_TYPE_W
/* 42789*/ OPC_CheckType, MVT::i32,
/* 42791*/ OPC_MoveParent,
/* 42792*/ OPC_CheckType, MVT::v4f32,
/* 42794*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 42796*/ OPC_EmitConvertToTarget, 1,
/* 42798*/ OPC_EmitConvertToTarget, 2,
/* 42800*/ OPC_EmitConvertToTarget, 3,
/* 42802*/ OPC_EmitConvertToTarget, 4,
/* 42804*/ OPC_EmitConvertToTarget, 5,
/* 42806*/ OPC_EmitConvertToTarget, 6,
/* 42808*/ OPC_EmitConvertToTarget, 7,
/* 42810*/ OPC_EmitConvertToTarget, 8,
/* 42812*/ OPC_EmitConvertToTarget, 9,
/* 42814*/ OPC_EmitConvertToTarget, 10,
/* 42816*/ OPC_EmitConvertToTarget, 11,
/* 42818*/ OPC_EmitConvertToTarget, 12,
/* 42820*/ OPC_EmitConvertToTarget, 13,
/* 42822*/ OPC_EmitConvertToTarget, 14,
/* 42824*/ OPC_EmitConvertToTarget, 15,
/* 42826*/ OPC_EmitConvertToTarget, 16,
/* 42828*/ OPC_EmitConvertToTarget, 17,
/* 42830*/ OPC_MorphNodeTo1, TARGET_VAL(R600::TEX_SAMPLE_LB), 0,
MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34,
// Src: (TEXTURE_FETCH:{ *:[v4f32] } 4:{ *:[i32] }, v4f32:{ *:[v4f32] }:$SRC_GPR, (imm:{ *:[i32] }):$srcx, (imm:{ *:[i32] }):$srcy, (imm:{ *:[i32] }):$srcz, (imm:{ *:[i32] }):$srcw, (imm:{ *:[i32] }):$offsetx, (imm:{ *:[i32] }):$offsety, (imm:{ *:[i32] }):$offsetz, (imm:{ *:[i32] }):$DST_SEL_X, (imm:{ *:[i32] }):$DST_SEL_Y, (imm:{ *:[i32] }):$DST_SEL_Z, (imm:{ *:[i32] }):$DST_SEL_W, (imm:{ *:[i32] }):$RESOURCE_ID, (imm:{ *:[i32] }):$SAMPLER_ID, (imm:{ *:[i32] }):$COORD_TYPE_X, (imm:{ *:[i32] }):$COORD_TYPE_Y, (imm:{ *:[i32] }):$COORD_TYPE_Z, (imm:{ *:[i32] }):$COORD_TYPE_W) - Complexity = 59
// Dst: (TEX_SAMPLE_LB:{ *:[v4f32] } R600_Reg128:{ *:[v4f32] }:$SRC_GPR, (imm:{ *:[i32] }):$srcx, (imm:{ *:[i32] }):$srcy, (imm:{ *:[i32] }):$srcz, (imm:{ *:[i32] }):$srcw, (imm:{ *:[i32] }):$offsetx, (imm:{ *:[i32] }):$offsety, (imm:{ *:[i32] }):$offsetz, (imm:{ *:[i32] }):$DST_SEL_X, (imm:{ *:[i32] }):$DST_SEL_Y, (imm:{ *:[i32] }):$DST_SEL_Z, (imm:{ *:[i32] }):$DST_SEL_W, (imm:{ *:[i32] }):$RESOURCE_ID, (imm:{ *:[i32] }):$SAMPLER_ID, (imm:{ *:[i32] }):$COORD_TYPE_X, (imm:{ *:[i32] }):$COORD_TYPE_Y, (imm:{ *:[i32] }):$COORD_TYPE_Z, (imm:{ *:[i32] }):$COORD_TYPE_W)
/* 42854*/ /*Scope*/ 88|128,1/*216*/, /*->43072*/
/* 42856*/ OPC_CheckChild0Integer, 5,
/* 42858*/ OPC_CheckChild0Type, MVT::i32,
/* 42860*/ OPC_RecordChild1, // #0 = $SRC_GPR
/* 42861*/ OPC_CheckChild1Type, MVT::v4f32,
/* 42863*/ OPC_RecordChild2, // #1 = $srcx
/* 42864*/ OPC_MoveChild2,
/* 42865*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42868*/ OPC_CheckType, MVT::i32,
/* 42870*/ OPC_MoveParent,
/* 42871*/ OPC_RecordChild3, // #2 = $srcy
/* 42872*/ OPC_MoveChild3,
/* 42873*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42876*/ OPC_CheckType, MVT::i32,
/* 42878*/ OPC_MoveParent,
/* 42879*/ OPC_RecordChild4, // #3 = $srcz
/* 42880*/ OPC_MoveChild4,
/* 42881*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42884*/ OPC_CheckType, MVT::i32,
/* 42886*/ OPC_MoveParent,
/* 42887*/ OPC_RecordChild5, // #4 = $srcw
/* 42888*/ OPC_MoveChild5,
/* 42889*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42892*/ OPC_CheckType, MVT::i32,
/* 42894*/ OPC_MoveParent,
/* 42895*/ OPC_RecordChild6, // #5 = $offsetx
/* 42896*/ OPC_MoveChild6,
/* 42897*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42900*/ OPC_CheckType, MVT::i32,
/* 42902*/ OPC_MoveParent,
/* 42903*/ OPC_RecordChild7, // #6 = $offsety
/* 42904*/ OPC_MoveChild7,
/* 42905*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42908*/ OPC_CheckType, MVT::i32,
/* 42910*/ OPC_MoveParent,
/* 42911*/ OPC_MoveChild, 8,
/* 42913*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42916*/ OPC_RecordNode, // #7 = $offsetz
/* 42917*/ OPC_CheckType, MVT::i32,
/* 42919*/ OPC_MoveParent,
/* 42920*/ OPC_MoveChild, 9,
/* 42922*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42925*/ OPC_RecordNode, // #8 = $DST_SEL_X
/* 42926*/ OPC_CheckType, MVT::i32,
/* 42928*/ OPC_MoveParent,
/* 42929*/ OPC_MoveChild, 10,
/* 42931*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42934*/ OPC_RecordNode, // #9 = $DST_SEL_Y
/* 42935*/ OPC_CheckType, MVT::i32,
/* 42937*/ OPC_MoveParent,
/* 42938*/ OPC_MoveChild, 11,
/* 42940*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42943*/ OPC_RecordNode, // #10 = $DST_SEL_Z
/* 42944*/ OPC_CheckType, MVT::i32,
/* 42946*/ OPC_MoveParent,
/* 42947*/ OPC_MoveChild, 12,
/* 42949*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42952*/ OPC_RecordNode, // #11 = $DST_SEL_W
/* 42953*/ OPC_CheckType, MVT::i32,
/* 42955*/ OPC_MoveParent,
/* 42956*/ OPC_MoveChild, 13,
/* 42958*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42961*/ OPC_RecordNode, // #12 = $RESOURCE_ID
/* 42962*/ OPC_CheckType, MVT::i32,
/* 42964*/ OPC_MoveParent,
/* 42965*/ OPC_MoveChild, 14,
/* 42967*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42970*/ OPC_RecordNode, // #13 = $SAMPLER_ID
/* 42971*/ OPC_CheckType, MVT::i32,
/* 42973*/ OPC_MoveParent,
/* 42974*/ OPC_MoveChild, 15,
/* 42976*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42979*/ OPC_RecordNode, // #14 = $COORD_TYPE_X
/* 42980*/ OPC_CheckType, MVT::i32,
/* 42982*/ OPC_MoveParent,
/* 42983*/ OPC_MoveChild, 16,
/* 42985*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42988*/ OPC_RecordNode, // #15 = $COORD_TYPE_Y
/* 42989*/ OPC_CheckType, MVT::i32,
/* 42991*/ OPC_MoveParent,
/* 42992*/ OPC_MoveChild, 17,
/* 42994*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 42997*/ OPC_RecordNode, // #16 = $COORD_TYPE_Z
/* 42998*/ OPC_CheckType, MVT::i32,
/* 43000*/ OPC_MoveParent,
/* 43001*/ OPC_MoveChild, 18,
/* 43003*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43006*/ OPC_RecordNode, // #17 = $COORD_TYPE_W
/* 43007*/ OPC_CheckType, MVT::i32,
/* 43009*/ OPC_MoveParent,
/* 43010*/ OPC_CheckType, MVT::v4f32,
/* 43012*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 43014*/ OPC_EmitConvertToTarget, 1,
/* 43016*/ OPC_EmitConvertToTarget, 2,
/* 43018*/ OPC_EmitConvertToTarget, 3,
/* 43020*/ OPC_EmitConvertToTarget, 4,
/* 43022*/ OPC_EmitConvertToTarget, 5,
/* 43024*/ OPC_EmitConvertToTarget, 6,
/* 43026*/ OPC_EmitConvertToTarget, 7,
/* 43028*/ OPC_EmitConvertToTarget, 8,
/* 43030*/ OPC_EmitConvertToTarget, 9,
/* 43032*/ OPC_EmitConvertToTarget, 10,
/* 43034*/ OPC_EmitConvertToTarget, 11,
/* 43036*/ OPC_EmitConvertToTarget, 12,
/* 43038*/ OPC_EmitConvertToTarget, 13,
/* 43040*/ OPC_EmitConvertToTarget, 14,
/* 43042*/ OPC_EmitConvertToTarget, 15,
/* 43044*/ OPC_EmitConvertToTarget, 16,
/* 43046*/ OPC_EmitConvertToTarget, 17,
/* 43048*/ OPC_MorphNodeTo1, TARGET_VAL(R600::TEX_SAMPLE_C_LB), 0,
MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34,
// Src: (TEXTURE_FETCH:{ *:[v4f32] } 5:{ *:[i32] }, v4f32:{ *:[v4f32] }:$SRC_GPR, (imm:{ *:[i32] }):$srcx, (imm:{ *:[i32] }):$srcy, (imm:{ *:[i32] }):$srcz, (imm:{ *:[i32] }):$srcw, (imm:{ *:[i32] }):$offsetx, (imm:{ *:[i32] }):$offsety, (imm:{ *:[i32] }):$offsetz, (imm:{ *:[i32] }):$DST_SEL_X, (imm:{ *:[i32] }):$DST_SEL_Y, (imm:{ *:[i32] }):$DST_SEL_Z, (imm:{ *:[i32] }):$DST_SEL_W, (imm:{ *:[i32] }):$RESOURCE_ID, (imm:{ *:[i32] }):$SAMPLER_ID, (imm:{ *:[i32] }):$COORD_TYPE_X, (imm:{ *:[i32] }):$COORD_TYPE_Y, (imm:{ *:[i32] }):$COORD_TYPE_Z, (imm:{ *:[i32] }):$COORD_TYPE_W) - Complexity = 59
// Dst: (TEX_SAMPLE_C_LB:{ *:[v4f32] } R600_Reg128:{ *:[v4f32] }:$SRC_GPR, (imm:{ *:[i32] }):$srcx, (imm:{ *:[i32] }):$srcy, (imm:{ *:[i32] }):$srcz, (imm:{ *:[i32] }):$srcw, (imm:{ *:[i32] }):$offsetx, (imm:{ *:[i32] }):$offsety, (imm:{ *:[i32] }):$offsetz, (imm:{ *:[i32] }):$DST_SEL_X, (imm:{ *:[i32] }):$DST_SEL_Y, (imm:{ *:[i32] }):$DST_SEL_Z, (imm:{ *:[i32] }):$DST_SEL_W, (imm:{ *:[i32] }):$RESOURCE_ID, (imm:{ *:[i32] }):$SAMPLER_ID, (imm:{ *:[i32] }):$COORD_TYPE_X, (imm:{ *:[i32] }):$COORD_TYPE_Y, (imm:{ *:[i32] }):$COORD_TYPE_Z, (imm:{ *:[i32] }):$COORD_TYPE_W)
/* 43072*/ /*Scope*/ 88|128,1/*216*/, /*->43290*/
/* 43074*/ OPC_CheckChild0Integer, 6,
/* 43076*/ OPC_CheckChild0Type, MVT::i32,
/* 43078*/ OPC_RecordChild1, // #0 = $SRC_GPR
/* 43079*/ OPC_CheckChild1Type, MVT::v4i32,
/* 43081*/ OPC_RecordChild2, // #1 = $srcx
/* 43082*/ OPC_MoveChild2,
/* 43083*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43086*/ OPC_CheckType, MVT::i32,
/* 43088*/ OPC_MoveParent,
/* 43089*/ OPC_RecordChild3, // #2 = $srcy
/* 43090*/ OPC_MoveChild3,
/* 43091*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43094*/ OPC_CheckType, MVT::i32,
/* 43096*/ OPC_MoveParent,
/* 43097*/ OPC_RecordChild4, // #3 = $srcz
/* 43098*/ OPC_MoveChild4,
/* 43099*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43102*/ OPC_CheckType, MVT::i32,
/* 43104*/ OPC_MoveParent,
/* 43105*/ OPC_RecordChild5, // #4 = $srcw
/* 43106*/ OPC_MoveChild5,
/* 43107*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43110*/ OPC_CheckType, MVT::i32,
/* 43112*/ OPC_MoveParent,
/* 43113*/ OPC_RecordChild6, // #5 = $offsetx
/* 43114*/ OPC_MoveChild6,
/* 43115*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43118*/ OPC_CheckType, MVT::i32,
/* 43120*/ OPC_MoveParent,
/* 43121*/ OPC_RecordChild7, // #6 = $offsety
/* 43122*/ OPC_MoveChild7,
/* 43123*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43126*/ OPC_CheckType, MVT::i32,
/* 43128*/ OPC_MoveParent,
/* 43129*/ OPC_MoveChild, 8,
/* 43131*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43134*/ OPC_RecordNode, // #7 = $offsetz
/* 43135*/ OPC_CheckType, MVT::i32,
/* 43137*/ OPC_MoveParent,
/* 43138*/ OPC_MoveChild, 9,
/* 43140*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43143*/ OPC_RecordNode, // #8 = $DST_SEL_X
/* 43144*/ OPC_CheckType, MVT::i32,
/* 43146*/ OPC_MoveParent,
/* 43147*/ OPC_MoveChild, 10,
/* 43149*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43152*/ OPC_RecordNode, // #9 = $DST_SEL_Y
/* 43153*/ OPC_CheckType, MVT::i32,
/* 43155*/ OPC_MoveParent,
/* 43156*/ OPC_MoveChild, 11,
/* 43158*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43161*/ OPC_RecordNode, // #10 = $DST_SEL_Z
/* 43162*/ OPC_CheckType, MVT::i32,
/* 43164*/ OPC_MoveParent,
/* 43165*/ OPC_MoveChild, 12,
/* 43167*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43170*/ OPC_RecordNode, // #11 = $DST_SEL_W
/* 43171*/ OPC_CheckType, MVT::i32,
/* 43173*/ OPC_MoveParent,
/* 43174*/ OPC_MoveChild, 13,
/* 43176*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43179*/ OPC_RecordNode, // #12 = $RESOURCE_ID
/* 43180*/ OPC_CheckType, MVT::i32,
/* 43182*/ OPC_MoveParent,
/* 43183*/ OPC_MoveChild, 14,
/* 43185*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43188*/ OPC_RecordNode, // #13 = $SAMPLER_ID
/* 43189*/ OPC_CheckType, MVT::i32,
/* 43191*/ OPC_MoveParent,
/* 43192*/ OPC_MoveChild, 15,
/* 43194*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43197*/ OPC_RecordNode, // #14 = $COORD_TYPE_X
/* 43198*/ OPC_CheckType, MVT::i32,
/* 43200*/ OPC_MoveParent,
/* 43201*/ OPC_MoveChild, 16,
/* 43203*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43206*/ OPC_RecordNode, // #15 = $COORD_TYPE_Y
/* 43207*/ OPC_CheckType, MVT::i32,
/* 43209*/ OPC_MoveParent,
/* 43210*/ OPC_MoveChild, 17,
/* 43212*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43215*/ OPC_RecordNode, // #16 = $COORD_TYPE_Z
/* 43216*/ OPC_CheckType, MVT::i32,
/* 43218*/ OPC_MoveParent,
/* 43219*/ OPC_MoveChild, 18,
/* 43221*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43224*/ OPC_RecordNode, // #17 = $COORD_TYPE_W
/* 43225*/ OPC_CheckType, MVT::i32,
/* 43227*/ OPC_MoveParent,
/* 43228*/ OPC_CheckType, MVT::v4f32,
/* 43230*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 43232*/ OPC_EmitConvertToTarget, 1,
/* 43234*/ OPC_EmitConvertToTarget, 2,
/* 43236*/ OPC_EmitConvertToTarget, 3,
/* 43238*/ OPC_EmitConvertToTarget, 4,
/* 43240*/ OPC_EmitConvertToTarget, 5,
/* 43242*/ OPC_EmitConvertToTarget, 6,
/* 43244*/ OPC_EmitConvertToTarget, 7,
/* 43246*/ OPC_EmitConvertToTarget, 8,
/* 43248*/ OPC_EmitConvertToTarget, 9,
/* 43250*/ OPC_EmitConvertToTarget, 10,
/* 43252*/ OPC_EmitConvertToTarget, 11,
/* 43254*/ OPC_EmitConvertToTarget, 12,
/* 43256*/ OPC_EmitConvertToTarget, 13,
/* 43258*/ OPC_EmitConvertToTarget, 14,
/* 43260*/ OPC_EmitConvertToTarget, 15,
/* 43262*/ OPC_EmitConvertToTarget, 16,
/* 43264*/ OPC_EmitConvertToTarget, 17,
/* 43266*/ OPC_MorphNodeTo1, TARGET_VAL(R600::TEX_LD), 0,
MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34,
// Src: (TEXTURE_FETCH:{ *:[v4f32] } 6:{ *:[i32] }, v4i32:{ *:[v4i32] }:$SRC_GPR, (imm:{ *:[i32] }):$srcx, (imm:{ *:[i32] }):$srcy, (imm:{ *:[i32] }):$srcz, (imm:{ *:[i32] }):$srcw, (imm:{ *:[i32] }):$offsetx, (imm:{ *:[i32] }):$offsety, (imm:{ *:[i32] }):$offsetz, (imm:{ *:[i32] }):$DST_SEL_X, (imm:{ *:[i32] }):$DST_SEL_Y, (imm:{ *:[i32] }):$DST_SEL_Z, (imm:{ *:[i32] }):$DST_SEL_W, (imm:{ *:[i32] }):$RESOURCE_ID, (imm:{ *:[i32] }):$SAMPLER_ID, (imm:{ *:[i32] }):$COORD_TYPE_X, (imm:{ *:[i32] }):$COORD_TYPE_Y, (imm:{ *:[i32] }):$COORD_TYPE_Z, (imm:{ *:[i32] }):$COORD_TYPE_W) - Complexity = 59
// Dst: (TEX_LD:{ *:[v4f32] } R600_Reg128:{ *:[v4i32] }:$SRC_GPR, (imm:{ *:[i32] }):$srcx, (imm:{ *:[i32] }):$srcy, (imm:{ *:[i32] }):$srcz, (imm:{ *:[i32] }):$srcw, (imm:{ *:[i32] }):$offsetx, (imm:{ *:[i32] }):$offsety, (imm:{ *:[i32] }):$offsetz, (imm:{ *:[i32] }):$DST_SEL_X, (imm:{ *:[i32] }):$DST_SEL_Y, (imm:{ *:[i32] }):$DST_SEL_Z, (imm:{ *:[i32] }):$DST_SEL_W, (imm:{ *:[i32] }):$RESOURCE_ID, (imm:{ *:[i32] }):$SAMPLER_ID, (imm:{ *:[i32] }):$COORD_TYPE_X, (imm:{ *:[i32] }):$COORD_TYPE_Y, (imm:{ *:[i32] }):$COORD_TYPE_Z, (imm:{ *:[i32] }):$COORD_TYPE_W)
/* 43290*/ /*Scope*/ 88|128,1/*216*/, /*->43508*/
/* 43292*/ OPC_CheckChild0Integer, 7,
/* 43294*/ OPC_CheckChild0Type, MVT::i32,
/* 43296*/ OPC_RecordChild1, // #0 = $SRC_GPR
/* 43297*/ OPC_CheckChild1Type, MVT::v4i32,
/* 43299*/ OPC_RecordChild2, // #1 = $srcx
/* 43300*/ OPC_MoveChild2,
/* 43301*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43304*/ OPC_CheckType, MVT::i32,
/* 43306*/ OPC_MoveParent,
/* 43307*/ OPC_RecordChild3, // #2 = $srcy
/* 43308*/ OPC_MoveChild3,
/* 43309*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43312*/ OPC_CheckType, MVT::i32,
/* 43314*/ OPC_MoveParent,
/* 43315*/ OPC_RecordChild4, // #3 = $srcz
/* 43316*/ OPC_MoveChild4,
/* 43317*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43320*/ OPC_CheckType, MVT::i32,
/* 43322*/ OPC_MoveParent,
/* 43323*/ OPC_RecordChild5, // #4 = $srcw
/* 43324*/ OPC_MoveChild5,
/* 43325*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43328*/ OPC_CheckType, MVT::i32,
/* 43330*/ OPC_MoveParent,
/* 43331*/ OPC_RecordChild6, // #5 = $offsetx
/* 43332*/ OPC_MoveChild6,
/* 43333*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43336*/ OPC_CheckType, MVT::i32,
/* 43338*/ OPC_MoveParent,
/* 43339*/ OPC_RecordChild7, // #6 = $offsety
/* 43340*/ OPC_MoveChild7,
/* 43341*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43344*/ OPC_CheckType, MVT::i32,
/* 43346*/ OPC_MoveParent,
/* 43347*/ OPC_MoveChild, 8,
/* 43349*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43352*/ OPC_RecordNode, // #7 = $offsetz
/* 43353*/ OPC_CheckType, MVT::i32,
/* 43355*/ OPC_MoveParent,
/* 43356*/ OPC_MoveChild, 9,
/* 43358*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43361*/ OPC_RecordNode, // #8 = $DST_SEL_X
/* 43362*/ OPC_CheckType, MVT::i32,
/* 43364*/ OPC_MoveParent,
/* 43365*/ OPC_MoveChild, 10,
/* 43367*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43370*/ OPC_RecordNode, // #9 = $DST_SEL_Y
/* 43371*/ OPC_CheckType, MVT::i32,
/* 43373*/ OPC_MoveParent,
/* 43374*/ OPC_MoveChild, 11,
/* 43376*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43379*/ OPC_RecordNode, // #10 = $DST_SEL_Z
/* 43380*/ OPC_CheckType, MVT::i32,
/* 43382*/ OPC_MoveParent,
/* 43383*/ OPC_MoveChild, 12,
/* 43385*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43388*/ OPC_RecordNode, // #11 = $DST_SEL_W
/* 43389*/ OPC_CheckType, MVT::i32,
/* 43391*/ OPC_MoveParent,
/* 43392*/ OPC_MoveChild, 13,
/* 43394*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43397*/ OPC_RecordNode, // #12 = $RESOURCE_ID
/* 43398*/ OPC_CheckType, MVT::i32,
/* 43400*/ OPC_MoveParent,
/* 43401*/ OPC_MoveChild, 14,
/* 43403*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43406*/ OPC_RecordNode, // #13 = $SAMPLER_ID
/* 43407*/ OPC_CheckType, MVT::i32,
/* 43409*/ OPC_MoveParent,
/* 43410*/ OPC_MoveChild, 15,
/* 43412*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43415*/ OPC_RecordNode, // #14 = $COORD_TYPE_X
/* 43416*/ OPC_CheckType, MVT::i32,
/* 43418*/ OPC_MoveParent,
/* 43419*/ OPC_MoveChild, 16,
/* 43421*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43424*/ OPC_RecordNode, // #15 = $COORD_TYPE_Y
/* 43425*/ OPC_CheckType, MVT::i32,
/* 43427*/ OPC_MoveParent,
/* 43428*/ OPC_MoveChild, 17,
/* 43430*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43433*/ OPC_RecordNode, // #16 = $COORD_TYPE_Z
/* 43434*/ OPC_CheckType, MVT::i32,
/* 43436*/ OPC_MoveParent,
/* 43437*/ OPC_MoveChild, 18,
/* 43439*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43442*/ OPC_RecordNode, // #17 = $COORD_TYPE_W
/* 43443*/ OPC_CheckType, MVT::i32,
/* 43445*/ OPC_MoveParent,
/* 43446*/ OPC_CheckType, MVT::v4f32,
/* 43448*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 43450*/ OPC_EmitConvertToTarget, 1,
/* 43452*/ OPC_EmitConvertToTarget, 2,
/* 43454*/ OPC_EmitConvertToTarget, 3,
/* 43456*/ OPC_EmitConvertToTarget, 4,
/* 43458*/ OPC_EmitConvertToTarget, 5,
/* 43460*/ OPC_EmitConvertToTarget, 6,
/* 43462*/ OPC_EmitConvertToTarget, 7,
/* 43464*/ OPC_EmitConvertToTarget, 8,
/* 43466*/ OPC_EmitConvertToTarget, 9,
/* 43468*/ OPC_EmitConvertToTarget, 10,
/* 43470*/ OPC_EmitConvertToTarget, 11,
/* 43472*/ OPC_EmitConvertToTarget, 12,
/* 43474*/ OPC_EmitConvertToTarget, 13,
/* 43476*/ OPC_EmitConvertToTarget, 14,
/* 43478*/ OPC_EmitConvertToTarget, 15,
/* 43480*/ OPC_EmitConvertToTarget, 16,
/* 43482*/ OPC_EmitConvertToTarget, 17,
/* 43484*/ OPC_MorphNodeTo1, TARGET_VAL(R600::TEX_GET_TEXTURE_RESINFO), 0,
MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34,
// Src: (TEXTURE_FETCH:{ *:[v4f32] } 7:{ *:[i32] }, v4i32:{ *:[v4i32] }:$SRC_GPR, (imm:{ *:[i32] }):$srcx, (imm:{ *:[i32] }):$srcy, (imm:{ *:[i32] }):$srcz, (imm:{ *:[i32] }):$srcw, (imm:{ *:[i32] }):$offsetx, (imm:{ *:[i32] }):$offsety, (imm:{ *:[i32] }):$offsetz, (imm:{ *:[i32] }):$DST_SEL_X, (imm:{ *:[i32] }):$DST_SEL_Y, (imm:{ *:[i32] }):$DST_SEL_Z, (imm:{ *:[i32] }):$DST_SEL_W, (imm:{ *:[i32] }):$RESOURCE_ID, (imm:{ *:[i32] }):$SAMPLER_ID, (imm:{ *:[i32] }):$COORD_TYPE_X, (imm:{ *:[i32] }):$COORD_TYPE_Y, (imm:{ *:[i32] }):$COORD_TYPE_Z, (imm:{ *:[i32] }):$COORD_TYPE_W) - Complexity = 59
// Dst: (TEX_GET_TEXTURE_RESINFO:{ *:[v4f32] } R600_Reg128:{ *:[v4i32] }:$SRC_GPR, (imm:{ *:[i32] }):$srcx, (imm:{ *:[i32] }):$srcy, (imm:{ *:[i32] }):$srcz, (imm:{ *:[i32] }):$srcw, (imm:{ *:[i32] }):$offsetx, (imm:{ *:[i32] }):$offsety, (imm:{ *:[i32] }):$offsetz, (imm:{ *:[i32] }):$DST_SEL_X, (imm:{ *:[i32] }):$DST_SEL_Y, (imm:{ *:[i32] }):$DST_SEL_Z, (imm:{ *:[i32] }):$DST_SEL_W, (imm:{ *:[i32] }):$RESOURCE_ID, (imm:{ *:[i32] }):$SAMPLER_ID, (imm:{ *:[i32] }):$COORD_TYPE_X, (imm:{ *:[i32] }):$COORD_TYPE_Y, (imm:{ *:[i32] }):$COORD_TYPE_Z, (imm:{ *:[i32] }):$COORD_TYPE_W)
/* 43508*/ /*Scope*/ 88|128,1/*216*/, /*->43726*/
/* 43510*/ OPC_CheckChild0Integer, 8,
/* 43512*/ OPC_CheckChild0Type, MVT::i32,
/* 43514*/ OPC_RecordChild1, // #0 = $SRC_GPR
/* 43515*/ OPC_CheckChild1Type, MVT::v4f32,
/* 43517*/ OPC_RecordChild2, // #1 = $srcx
/* 43518*/ OPC_MoveChild2,
/* 43519*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43522*/ OPC_CheckType, MVT::i32,
/* 43524*/ OPC_MoveParent,
/* 43525*/ OPC_RecordChild3, // #2 = $srcy
/* 43526*/ OPC_MoveChild3,
/* 43527*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43530*/ OPC_CheckType, MVT::i32,
/* 43532*/ OPC_MoveParent,
/* 43533*/ OPC_RecordChild4, // #3 = $srcz
/* 43534*/ OPC_MoveChild4,
/* 43535*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43538*/ OPC_CheckType, MVT::i32,
/* 43540*/ OPC_MoveParent,
/* 43541*/ OPC_RecordChild5, // #4 = $srcw
/* 43542*/ OPC_MoveChild5,
/* 43543*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43546*/ OPC_CheckType, MVT::i32,
/* 43548*/ OPC_MoveParent,
/* 43549*/ OPC_RecordChild6, // #5 = $offsetx
/* 43550*/ OPC_MoveChild6,
/* 43551*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43554*/ OPC_CheckType, MVT::i32,
/* 43556*/ OPC_MoveParent,
/* 43557*/ OPC_RecordChild7, // #6 = $offsety
/* 43558*/ OPC_MoveChild7,
/* 43559*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43562*/ OPC_CheckType, MVT::i32,
/* 43564*/ OPC_MoveParent,
/* 43565*/ OPC_MoveChild, 8,
/* 43567*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43570*/ OPC_RecordNode, // #7 = $offsetz
/* 43571*/ OPC_CheckType, MVT::i32,
/* 43573*/ OPC_MoveParent,
/* 43574*/ OPC_MoveChild, 9,
/* 43576*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43579*/ OPC_RecordNode, // #8 = $DST_SEL_X
/* 43580*/ OPC_CheckType, MVT::i32,
/* 43582*/ OPC_MoveParent,
/* 43583*/ OPC_MoveChild, 10,
/* 43585*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43588*/ OPC_RecordNode, // #9 = $DST_SEL_Y
/* 43589*/ OPC_CheckType, MVT::i32,
/* 43591*/ OPC_MoveParent,
/* 43592*/ OPC_MoveChild, 11,
/* 43594*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43597*/ OPC_RecordNode, // #10 = $DST_SEL_Z
/* 43598*/ OPC_CheckType, MVT::i32,
/* 43600*/ OPC_MoveParent,
/* 43601*/ OPC_MoveChild, 12,
/* 43603*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43606*/ OPC_RecordNode, // #11 = $DST_SEL_W
/* 43607*/ OPC_CheckType, MVT::i32,
/* 43609*/ OPC_MoveParent,
/* 43610*/ OPC_MoveChild, 13,
/* 43612*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43615*/ OPC_RecordNode, // #12 = $RESOURCE_ID
/* 43616*/ OPC_CheckType, MVT::i32,
/* 43618*/ OPC_MoveParent,
/* 43619*/ OPC_MoveChild, 14,
/* 43621*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43624*/ OPC_RecordNode, // #13 = $SAMPLER_ID
/* 43625*/ OPC_CheckType, MVT::i32,
/* 43627*/ OPC_MoveParent,
/* 43628*/ OPC_MoveChild, 15,
/* 43630*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43633*/ OPC_RecordNode, // #14 = $COORD_TYPE_X
/* 43634*/ OPC_CheckType, MVT::i32,
/* 43636*/ OPC_MoveParent,
/* 43637*/ OPC_MoveChild, 16,
/* 43639*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43642*/ OPC_RecordNode, // #15 = $COORD_TYPE_Y
/* 43643*/ OPC_CheckType, MVT::i32,
/* 43645*/ OPC_MoveParent,
/* 43646*/ OPC_MoveChild, 17,
/* 43648*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43651*/ OPC_RecordNode, // #16 = $COORD_TYPE_Z
/* 43652*/ OPC_CheckType, MVT::i32,
/* 43654*/ OPC_MoveParent,
/* 43655*/ OPC_MoveChild, 18,
/* 43657*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43660*/ OPC_RecordNode, // #17 = $COORD_TYPE_W
/* 43661*/ OPC_CheckType, MVT::i32,
/* 43663*/ OPC_MoveParent,
/* 43664*/ OPC_CheckType, MVT::v4f32,
/* 43666*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 43668*/ OPC_EmitConvertToTarget, 1,
/* 43670*/ OPC_EmitConvertToTarget, 2,
/* 43672*/ OPC_EmitConvertToTarget, 3,
/* 43674*/ OPC_EmitConvertToTarget, 4,
/* 43676*/ OPC_EmitConvertToTarget, 5,
/* 43678*/ OPC_EmitConvertToTarget, 6,
/* 43680*/ OPC_EmitConvertToTarget, 7,
/* 43682*/ OPC_EmitConvertToTarget, 8,
/* 43684*/ OPC_EmitConvertToTarget, 9,
/* 43686*/ OPC_EmitConvertToTarget, 10,
/* 43688*/ OPC_EmitConvertToTarget, 11,
/* 43690*/ OPC_EmitConvertToTarget, 12,
/* 43692*/ OPC_EmitConvertToTarget, 13,
/* 43694*/ OPC_EmitConvertToTarget, 14,
/* 43696*/ OPC_EmitConvertToTarget, 15,
/* 43698*/ OPC_EmitConvertToTarget, 16,
/* 43700*/ OPC_EmitConvertToTarget, 17,
/* 43702*/ OPC_MorphNodeTo1, TARGET_VAL(R600::TEX_GET_GRADIENTS_H), 0,
MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34,
// Src: (TEXTURE_FETCH:{ *:[v4f32] } 8:{ *:[i32] }, v4f32:{ *:[v4f32] }:$SRC_GPR, (imm:{ *:[i32] }):$srcx, (imm:{ *:[i32] }):$srcy, (imm:{ *:[i32] }):$srcz, (imm:{ *:[i32] }):$srcw, (imm:{ *:[i32] }):$offsetx, (imm:{ *:[i32] }):$offsety, (imm:{ *:[i32] }):$offsetz, (imm:{ *:[i32] }):$DST_SEL_X, (imm:{ *:[i32] }):$DST_SEL_Y, (imm:{ *:[i32] }):$DST_SEL_Z, (imm:{ *:[i32] }):$DST_SEL_W, (imm:{ *:[i32] }):$RESOURCE_ID, (imm:{ *:[i32] }):$SAMPLER_ID, (imm:{ *:[i32] }):$COORD_TYPE_X, (imm:{ *:[i32] }):$COORD_TYPE_Y, (imm:{ *:[i32] }):$COORD_TYPE_Z, (imm:{ *:[i32] }):$COORD_TYPE_W) - Complexity = 59
// Dst: (TEX_GET_GRADIENTS_H:{ *:[v4f32] } R600_Reg128:{ *:[v4f32] }:$SRC_GPR, (imm:{ *:[i32] }):$srcx, (imm:{ *:[i32] }):$srcy, (imm:{ *:[i32] }):$srcz, (imm:{ *:[i32] }):$srcw, (imm:{ *:[i32] }):$offsetx, (imm:{ *:[i32] }):$offsety, (imm:{ *:[i32] }):$offsetz, (imm:{ *:[i32] }):$DST_SEL_X, (imm:{ *:[i32] }):$DST_SEL_Y, (imm:{ *:[i32] }):$DST_SEL_Z, (imm:{ *:[i32] }):$DST_SEL_W, (imm:{ *:[i32] }):$RESOURCE_ID, (imm:{ *:[i32] }):$SAMPLER_ID, (imm:{ *:[i32] }):$COORD_TYPE_X, (imm:{ *:[i32] }):$COORD_TYPE_Y, (imm:{ *:[i32] }):$COORD_TYPE_Z, (imm:{ *:[i32] }):$COORD_TYPE_W)
/* 43726*/ /*Scope*/ 88|128,1/*216*/, /*->43944*/
/* 43728*/ OPC_CheckChild0Integer, 9,
/* 43730*/ OPC_CheckChild0Type, MVT::i32,
/* 43732*/ OPC_RecordChild1, // #0 = $SRC_GPR
/* 43733*/ OPC_CheckChild1Type, MVT::v4f32,
/* 43735*/ OPC_RecordChild2, // #1 = $srcx
/* 43736*/ OPC_MoveChild2,
/* 43737*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43740*/ OPC_CheckType, MVT::i32,
/* 43742*/ OPC_MoveParent,
/* 43743*/ OPC_RecordChild3, // #2 = $srcy
/* 43744*/ OPC_MoveChild3,
/* 43745*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43748*/ OPC_CheckType, MVT::i32,
/* 43750*/ OPC_MoveParent,
/* 43751*/ OPC_RecordChild4, // #3 = $srcz
/* 43752*/ OPC_MoveChild4,
/* 43753*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43756*/ OPC_CheckType, MVT::i32,
/* 43758*/ OPC_MoveParent,
/* 43759*/ OPC_RecordChild5, // #4 = $srcw
/* 43760*/ OPC_MoveChild5,
/* 43761*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43764*/ OPC_CheckType, MVT::i32,
/* 43766*/ OPC_MoveParent,
/* 43767*/ OPC_RecordChild6, // #5 = $offsetx
/* 43768*/ OPC_MoveChild6,
/* 43769*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43772*/ OPC_CheckType, MVT::i32,
/* 43774*/ OPC_MoveParent,
/* 43775*/ OPC_RecordChild7, // #6 = $offsety
/* 43776*/ OPC_MoveChild7,
/* 43777*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43780*/ OPC_CheckType, MVT::i32,
/* 43782*/ OPC_MoveParent,
/* 43783*/ OPC_MoveChild, 8,
/* 43785*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43788*/ OPC_RecordNode, // #7 = $offsetz
/* 43789*/ OPC_CheckType, MVT::i32,
/* 43791*/ OPC_MoveParent,
/* 43792*/ OPC_MoveChild, 9,
/* 43794*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43797*/ OPC_RecordNode, // #8 = $DST_SEL_X
/* 43798*/ OPC_CheckType, MVT::i32,
/* 43800*/ OPC_MoveParent,
/* 43801*/ OPC_MoveChild, 10,
/* 43803*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43806*/ OPC_RecordNode, // #9 = $DST_SEL_Y
/* 43807*/ OPC_CheckType, MVT::i32,
/* 43809*/ OPC_MoveParent,
/* 43810*/ OPC_MoveChild, 11,
/* 43812*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43815*/ OPC_RecordNode, // #10 = $DST_SEL_Z
/* 43816*/ OPC_CheckType, MVT::i32,
/* 43818*/ OPC_MoveParent,
/* 43819*/ OPC_MoveChild, 12,
/* 43821*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43824*/ OPC_RecordNode, // #11 = $DST_SEL_W
/* 43825*/ OPC_CheckType, MVT::i32,
/* 43827*/ OPC_MoveParent,
/* 43828*/ OPC_MoveChild, 13,
/* 43830*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43833*/ OPC_RecordNode, // #12 = $RESOURCE_ID
/* 43834*/ OPC_CheckType, MVT::i32,
/* 43836*/ OPC_MoveParent,
/* 43837*/ OPC_MoveChild, 14,
/* 43839*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43842*/ OPC_RecordNode, // #13 = $SAMPLER_ID
/* 43843*/ OPC_CheckType, MVT::i32,
/* 43845*/ OPC_MoveParent,
/* 43846*/ OPC_MoveChild, 15,
/* 43848*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43851*/ OPC_RecordNode, // #14 = $COORD_TYPE_X
/* 43852*/ OPC_CheckType, MVT::i32,
/* 43854*/ OPC_MoveParent,
/* 43855*/ OPC_MoveChild, 16,
/* 43857*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43860*/ OPC_RecordNode, // #15 = $COORD_TYPE_Y
/* 43861*/ OPC_CheckType, MVT::i32,
/* 43863*/ OPC_MoveParent,
/* 43864*/ OPC_MoveChild, 17,
/* 43866*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43869*/ OPC_RecordNode, // #16 = $COORD_TYPE_Z
/* 43870*/ OPC_CheckType, MVT::i32,
/* 43872*/ OPC_MoveParent,
/* 43873*/ OPC_MoveChild, 18,
/* 43875*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43878*/ OPC_RecordNode, // #17 = $COORD_TYPE_W
/* 43879*/ OPC_CheckType, MVT::i32,
/* 43881*/ OPC_MoveParent,
/* 43882*/ OPC_CheckType, MVT::v4f32,
/* 43884*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 43886*/ OPC_EmitConvertToTarget, 1,
/* 43888*/ OPC_EmitConvertToTarget, 2,
/* 43890*/ OPC_EmitConvertToTarget, 3,
/* 43892*/ OPC_EmitConvertToTarget, 4,
/* 43894*/ OPC_EmitConvertToTarget, 5,
/* 43896*/ OPC_EmitConvertToTarget, 6,
/* 43898*/ OPC_EmitConvertToTarget, 7,
/* 43900*/ OPC_EmitConvertToTarget, 8,
/* 43902*/ OPC_EmitConvertToTarget, 9,
/* 43904*/ OPC_EmitConvertToTarget, 10,
/* 43906*/ OPC_EmitConvertToTarget, 11,
/* 43908*/ OPC_EmitConvertToTarget, 12,
/* 43910*/ OPC_EmitConvertToTarget, 13,
/* 43912*/ OPC_EmitConvertToTarget, 14,
/* 43914*/ OPC_EmitConvertToTarget, 15,
/* 43916*/ OPC_EmitConvertToTarget, 16,
/* 43918*/ OPC_EmitConvertToTarget, 17,
/* 43920*/ OPC_MorphNodeTo1, TARGET_VAL(R600::TEX_GET_GRADIENTS_V), 0,
MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34,
// Src: (TEXTURE_FETCH:{ *:[v4f32] } 9:{ *:[i32] }, v4f32:{ *:[v4f32] }:$SRC_GPR, (imm:{ *:[i32] }):$srcx, (imm:{ *:[i32] }):$srcy, (imm:{ *:[i32] }):$srcz, (imm:{ *:[i32] }):$srcw, (imm:{ *:[i32] }):$offsetx, (imm:{ *:[i32] }):$offsety, (imm:{ *:[i32] }):$offsetz, (imm:{ *:[i32] }):$DST_SEL_X, (imm:{ *:[i32] }):$DST_SEL_Y, (imm:{ *:[i32] }):$DST_SEL_Z, (imm:{ *:[i32] }):$DST_SEL_W, (imm:{ *:[i32] }):$RESOURCE_ID, (imm:{ *:[i32] }):$SAMPLER_ID, (imm:{ *:[i32] }):$COORD_TYPE_X, (imm:{ *:[i32] }):$COORD_TYPE_Y, (imm:{ *:[i32] }):$COORD_TYPE_Z, (imm:{ *:[i32] }):$COORD_TYPE_W) - Complexity = 59
// Dst: (TEX_GET_GRADIENTS_V:{ *:[v4f32] } R600_Reg128:{ *:[v4f32] }:$SRC_GPR, (imm:{ *:[i32] }):$srcx, (imm:{ *:[i32] }):$srcy, (imm:{ *:[i32] }):$srcz, (imm:{ *:[i32] }):$srcw, (imm:{ *:[i32] }):$offsetx, (imm:{ *:[i32] }):$offsety, (imm:{ *:[i32] }):$offsetz, (imm:{ *:[i32] }):$DST_SEL_X, (imm:{ *:[i32] }):$DST_SEL_Y, (imm:{ *:[i32] }):$DST_SEL_Z, (imm:{ *:[i32] }):$DST_SEL_W, (imm:{ *:[i32] }):$RESOURCE_ID, (imm:{ *:[i32] }):$SAMPLER_ID, (imm:{ *:[i32] }):$COORD_TYPE_X, (imm:{ *:[i32] }):$COORD_TYPE_Y, (imm:{ *:[i32] }):$COORD_TYPE_Z, (imm:{ *:[i32] }):$COORD_TYPE_W)
/* 43944*/ /*Scope*/ 88|128,1/*216*/, /*->44162*/
/* 43946*/ OPC_CheckChild0Integer, 10,
/* 43948*/ OPC_CheckChild0Type, MVT::i32,
/* 43950*/ OPC_RecordChild1, // #0 = $SRC_GPR
/* 43951*/ OPC_CheckChild1Type, MVT::v4i32,
/* 43953*/ OPC_RecordChild2, // #1 = $srcx
/* 43954*/ OPC_MoveChild2,
/* 43955*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43958*/ OPC_CheckType, MVT::i32,
/* 43960*/ OPC_MoveParent,
/* 43961*/ OPC_RecordChild3, // #2 = $srcy
/* 43962*/ OPC_MoveChild3,
/* 43963*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43966*/ OPC_CheckType, MVT::i32,
/* 43968*/ OPC_MoveParent,
/* 43969*/ OPC_RecordChild4, // #3 = $srcz
/* 43970*/ OPC_MoveChild4,
/* 43971*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43974*/ OPC_CheckType, MVT::i32,
/* 43976*/ OPC_MoveParent,
/* 43977*/ OPC_RecordChild5, // #4 = $srcw
/* 43978*/ OPC_MoveChild5,
/* 43979*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43982*/ OPC_CheckType, MVT::i32,
/* 43984*/ OPC_MoveParent,
/* 43985*/ OPC_RecordChild6, // #5 = $offsetx
/* 43986*/ OPC_MoveChild6,
/* 43987*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43990*/ OPC_CheckType, MVT::i32,
/* 43992*/ OPC_MoveParent,
/* 43993*/ OPC_RecordChild7, // #6 = $offsety
/* 43994*/ OPC_MoveChild7,
/* 43995*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 43998*/ OPC_CheckType, MVT::i32,
/* 44000*/ OPC_MoveParent,
/* 44001*/ OPC_MoveChild, 8,
/* 44003*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 44006*/ OPC_RecordNode, // #7 = $offsetz
/* 44007*/ OPC_CheckType, MVT::i32,
/* 44009*/ OPC_MoveParent,
/* 44010*/ OPC_MoveChild, 9,
/* 44012*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 44015*/ OPC_RecordNode, // #8 = $DST_SEL_X
/* 44016*/ OPC_CheckType, MVT::i32,
/* 44018*/ OPC_MoveParent,
/* 44019*/ OPC_MoveChild, 10,
/* 44021*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 44024*/ OPC_RecordNode, // #9 = $DST_SEL_Y
/* 44025*/ OPC_CheckType, MVT::i32,
/* 44027*/ OPC_MoveParent,
/* 44028*/ OPC_MoveChild, 11,
/* 44030*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 44033*/ OPC_RecordNode, // #10 = $DST_SEL_Z
/* 44034*/ OPC_CheckType, MVT::i32,
/* 44036*/ OPC_MoveParent,
/* 44037*/ OPC_MoveChild, 12,
/* 44039*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 44042*/ OPC_RecordNode, // #11 = $DST_SEL_W
/* 44043*/ OPC_CheckType, MVT::i32,
/* 44045*/ OPC_MoveParent,
/* 44046*/ OPC_MoveChild, 13,
/* 44048*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 44051*/ OPC_RecordNode, // #12 = $RESOURCE_ID
/* 44052*/ OPC_CheckType, MVT::i32,
/* 44054*/ OPC_MoveParent,
/* 44055*/ OPC_MoveChild, 14,
/* 44057*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 44060*/ OPC_RecordNode, // #13 = $SAMPLER_ID
/* 44061*/ OPC_CheckType, MVT::i32,
/* 44063*/ OPC_MoveParent,
/* 44064*/ OPC_MoveChild, 15,
/* 44066*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 44069*/ OPC_RecordNode, // #14 = $COORD_TYPE_X
/* 44070*/ OPC_CheckType, MVT::i32,
/* 44072*/ OPC_MoveParent,
/* 44073*/ OPC_MoveChild, 16,
/* 44075*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 44078*/ OPC_RecordNode, // #15 = $COORD_TYPE_Y
/* 44079*/ OPC_CheckType, MVT::i32,
/* 44081*/ OPC_MoveParent,
/* 44082*/ OPC_MoveChild, 17,
/* 44084*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 44087*/ OPC_RecordNode, // #16 = $COORD_TYPE_Z
/* 44088*/ OPC_CheckType, MVT::i32,
/* 44090*/ OPC_MoveParent,
/* 44091*/ OPC_MoveChild, 18,
/* 44093*/ OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/* 44096*/ OPC_RecordNode, // #17 = $COORD_TYPE_W
/* 44097*/ OPC_CheckType, MVT::i32,
/* 44099*/ OPC_MoveParent,
/* 44100*/ OPC_CheckType, MVT::v4f32,
/* 44102*/ OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/* 44104*/ OPC_EmitConvertToTarget, 1,
/* 44106*/ OPC_EmitConvertToTarget, 2,
/* 44108*/ OPC_EmitConvertToTarget, 3,
/* 44110*/ OPC_EmitConvertToTarget, 4,
/* 44112*/ OPC_EmitConvertToTarget, 5,
/* 44114*/ OPC_EmitConvertToTarget, 6,
/* 44116*/ OPC_EmitConvertToTarget, 7,
/* 44118*/ OPC_EmitConvertToTarget, 8,
/* 44120*/ OPC_EmitConvertToTarget, 9,
/* 44122*/ OPC_EmitConvertToTarget, 10,
/* 44124*/ OPC_EmitConvertToTarget, 11,
/* 44126*/ OPC_EmitConvertToTarget, 12,
/* 44128*/ OPC_EmitConvertToTarget, 13,
/* 44130*/ OPC_EmitConvertToTarget, 14,
/* 44132*/ OPC_EmitConvertToTarget, 15,
/* 44134*/ OPC_EmitConvertToTarget, 16,
/* 44136*/ OPC_EmitConvertToTarget, 17,
/* 44138*/ OPC_MorphNodeTo1, TARGET_VAL(R600::TEX_LDPTR), 0,
MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34,
// Src: (TEXTURE_FETCH:{ *:[v4f32] } 10:{ *:[i32] }, v4i32:{ *:[v4i32] }:$SRC_GPR, (imm:{ *:[i32] }):$srcx, (imm:{ *:[i32] }):$srcy, (imm:{ *:[i32] }):$srcz, (imm:{ *:[i32] }):$srcw, (imm:{ *:[i32] }):$offsetx, (imm:{ *:[i32] }):$offsety, (imm:{ *:[i32] }):$offsetz, (imm:{ *:[i32] }):$DST_SEL_X, (imm:{ *:[i32] }):$DST_SEL_Y, (imm:{ *:[i32] }):$DST_SEL_Z, (imm:{ *:[i32] }):$DST_SEL_W, (imm:{ *:[i32] }):$RESOURCE_ID, (imm:{ *:[i32] }):$SAMPLER_ID, (imm:{ *:[i32] }):$COORD_TYPE_X, (imm:{ *:[i32] }):$COORD_TYPE_Y, (imm:{ *:[i32] }):$COORD_TYPE_Z, (imm:{ *:[i32] }):$COORD_TYPE_W) - Complexity = 59
// Dst: (TEX_LDPTR:{ *:[v4f32] } R600_Reg128:{ *:[v4i32] }:$SRC_GPR, (imm:{ *:[i32] }):$srcx, (imm:{ *:[i32] }):$srcy, (imm:{ *:[i32] }):$srcz, (imm:{ *:[i32] }):$srcw, (imm:{ *:[i32] }):$offsetx, (imm:{ *:[i32] }):$offsety, (imm:{ *:[i32] }):$offsetz, (imm:{ *:[i32] }):$DST_SEL_X, (imm:{ *:[i32] }):$DST_SEL_Y, (imm:{ *:[i32] }):$DST_SEL_Z, (imm:{ *:[i32] }):$DST_SEL_W, (imm:{ *:[i32] }):$RESOURCE_ID, (imm:{ *:[i32] }):$SAMPLER_ID, (imm:{ *:[i32] }):$COORD_TYPE_X, (imm:{ *:[i32] }):$COORD_TYPE_Y, (imm:{ *:[i32] }):$COORD_TYPE_Z, (imm:{ *:[i32] }):$COORD_TYPE_W)
/* 44162*/ 0, /*End of Scope*/
/* 44163*/ 0, // EndSwitchOpcode
0
}; // Total Array size is 44165 bytes
// Opcode Histogram:
// #OPC_Scope = 143
// #OPC_RecordNode = 145
// #OPC_RecordChild = 390
// #OPC_RecordMemRef = 14
// #OPC_CaptureGlueInput = 1
// #OPC_MoveChild = 286
// #OPC_MoveParent = 392
// #OPC_CheckSame = 0
// #OPC_CheckChildSame = 90
// #OPC_CheckPatternPredicate = 387
// #OPC_CheckPredicate = 117
// #OPC_CheckOpcode = 275
// #OPC_SwitchOpcode = 5
// #OPC_CheckType = 427
// #OPC_SwitchType = 16
// #OPC_CheckChildType = 95
// #OPC_CheckInteger = 0
// #OPC_CheckChildInteger = 83
// #OPC_CheckCondCode = 42
// #OPC_CheckChild2CondCode = 0
// #OPC_CheckValueType = 3
// #OPC_CheckComplexPat = 36
// #OPC_CheckAndImm = 0
// #OPC_CheckOrImm = 0
// #OPC_CheckImmAllOnesV = 0
// #OPC_CheckImmAllZerosV = 0
// #OPC_CheckFoldableChainNode = 0
// #OPC_EmitInteger = 5135
// #OPC_EmitStringInteger = 383
// #OPC_EmitRegister = 370
// #OPC_EmitConvertToTarget = 220
// #OPC_EmitMergeInputChains = 94
// #OPC_EmitCopyToReg = 0
// #OPC_EmitNode = 428
// #OPC_EmitNodeXForm = 1
// #OPC_CompleteMatch = 7
// #OPC_MorphNodeTo = 393
#undef TARGET_VAL
SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}
#endif // GET_DAGISEL_BODY
#ifdef GET_DAGISEL_DECL
bool CheckPatternPredicate(unsigned PredNo) const override;
#endif
#if defined(GET_DAGISEL_BODY) || DAGISEL_INLINE
bool DAGISEL_CLASS_COLONCOLON CheckPatternPredicate(unsigned PredNo) const
#if DAGISEL_INLINE
override
#endif
{
switch (PredNo) {
default: llvm_unreachable("Invalid predicate in table?");
case 0: return (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS);
case 1: return (Subtarget->getGeneration() <= AMDGPUSubtarget::R700);
case 2: return (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS);
case 3: return (Subtarget->hasCaymanISA());
case 4: return (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && !Subtarget->hasCaymanISA());
case 5: return (Subtarget->getGeneration() == AMDGPUSubtarget::R700);
case 6: return (Subtarget->hasFMA()) && (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() == AMDGPUSubtarget::NORTHERN_ISLANDS);
}
}
#endif // GET_DAGISEL_BODY
#ifdef GET_DAGISEL_DECL
bool CheckNodePredicate(SDNode *Node, unsigned PredNo) const override;
#endif
#if defined(GET_DAGISEL_BODY) || DAGISEL_INLINE
bool DAGISEL_CLASS_COLONCOLON CheckNodePredicate(SDNode *Node, unsigned PredNo) const
#if DAGISEL_INLINE
override
#endif
{
switch (PredNo) {
default: llvm_unreachable("Invalid predicate in table?");
case 0: {
// Predicate_shl_oneuse
// Predicate_add_oneuse
// Predicate_xor_oneuse
// Predicate_srl_oneuse
SDNode *N = Node;
(void)N;
return N->hasOneUse();
}
case 1: {
// Predicate_IMMZeroBasedBitfieldMask
auto *N = cast<ConstantSDNode>(Node);
(void)N;
return isMask_32(N->getZExtValue());
}
case 2: {
// Predicate_FP_ONE
auto *N = cast<ConstantFPSDNode>(Node);
(void)N;
return N->isExactlyValue(1.0);
}
case 3: {
// Predicate_FP_ZERO
auto *N = cast<ConstantFPSDNode>(Node);
(void)N;
return N->getValueAPF().isZero();
}
case 4: {
// Predicate_unindexedload
SDNode *N = Node;
(void)N;
if (cast<LoadSDNode>(N)->getAddressingMode() != ISD::UNINDEXED) return false;
return true;
}
case 5: {
// Predicate_load_private
SDNode *N = Node;
(void)N;
unsigned AddrSpace = cast<MemSDNode>(N)->getAddressSpace();
if (AddrSpace != 5)
return false;
if (cast<LoadSDNode>(N)->getExtensionType() != ISD::NON_EXTLOAD) return false;
return true;
}
case 6: {
// Predicate_az_extload
SDNode *N = Node;
(void)N;
LoadSDNode *L = cast<LoadSDNode>(N);
return L->getExtensionType() == ISD::ZEXTLOAD ||
L->getExtensionType() == ISD::EXTLOAD;
}
case 7: {
// Predicate_az_extloadi8
SDNode *N = Node;
(void)N;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;
}
case 8: {
// Predicate_vtx_id3_az_extloadi8
// Predicate_vtx_id3_az_extloadi16
// Predicate_vtx_id3_load
SDNode *N = Node;
(void)N;
return isConstantLoad(cast<LoadSDNode>(N), 0) ||
(cast<LoadSDNode>(N)->getAddressSpace() == AMDGPUAS::PARAM_I_ADDRESS);
}
case 9: {
// Predicate_az_extloadi16
SDNode *N = Node;
(void)N;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;
}
case 10: {
// Predicate_load
SDNode *N = Node;
(void)N;
if (cast<LoadSDNode>(N)->getExtensionType() != ISD::NON_EXTLOAD) return false;
return true;
}
case 11: {
// Predicate_vtx_id2_az_extloadi8
// Predicate_vtx_id2_az_extloadi16
// Predicate_vtx_id2_load
SDNode *N = Node;
(void)N;
const MemSDNode *LD = cast<MemSDNode>(N);
return LD->getAddressSpace() == AMDGPUAS::CONSTANT_ADDRESS &&
isa<GlobalValue>(GetUnderlyingObject(
LD->getMemOperand()->getValue(), CurDAG->getDataLayout()));
}
case 12: {
// Predicate_vtx_id1_az_extloadi8
// Predicate_vtx_id1_az_extloadi16
// Predicate_vtx_id1_load
SDNode *N = Node;
(void)N;
const MemSDNode *LD = cast<MemSDNode>(N);
return LD->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS ||
(LD->getAddressSpace() == AMDGPUAS::CONSTANT_ADDRESS &&
!isa<GlobalValue>(GetUnderlyingObject(
LD->getMemOperand()->getValue(), CurDAG->getDataLayout())));
}
case 13: {
// Predicate_load_local
SDNode *N = Node;
(void)N;
unsigned AddrSpace = cast<MemSDNode>(N)->getAddressSpace();
if (AddrSpace != 3)
return false;
if (cast<LoadSDNode>(N)->getExtensionType() != ISD::NON_EXTLOAD) return false;
return true;
}
case 14: {
// Predicate_sextload
SDNode *N = Node;
(void)N;
if (cast<LoadSDNode>(N)->getExtensionType() != ISD::SEXTLOAD) return false;
return true;
}
case 15: {
// Predicate_sextloadi8_local
// Predicate_truncstorei8_local
SDNode *N = Node;
(void)N;
unsigned AddrSpace = cast<MemSDNode>(N)->getAddressSpace();
if (AddrSpace != 3)
return false;
if (cast<MemSDNode>(N)->getMemoryVT() != MVT::i8) return false;
return true;
}
case 16: {
// Predicate_az_extloadi8_local
// Predicate_az_extloadi16_local
SDNode *N = Node;
(void)N;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;
}
case 17: {
// Predicate_sextloadi16_local
// Predicate_truncstorei16_local
SDNode *N = Node;
(void)N;
unsigned AddrSpace = cast<MemSDNode>(N)->getAddressSpace();
if (AddrSpace != 3)
return false;
if (cast<MemSDNode>(N)->getMemoryVT() != MVT::i16) return false;
return true;
}
case 18: {
// Predicate_unindexedstore
SDNode *N = Node;
(void)N;
if (cast<StoreSDNode>(N)->getAddressingMode() != ISD::UNINDEXED) return false;
return true;
}
case 19: {
// Predicate_store_private
SDNode *N = Node;
(void)N;
unsigned AddrSpace = cast<MemSDNode>(N)->getAddressSpace();
if (AddrSpace != 5)
return false;
if (cast<StoreSDNode>(N)->isTruncatingStore()) return false;
return true;
}
case 20: {
// Predicate_store_local
SDNode *N = Node;
(void)N;
unsigned AddrSpace = cast<MemSDNode>(N)->getAddressSpace();
if (AddrSpace != 3)
return false;
if (cast<StoreSDNode>(N)->isTruncatingStore()) return false;
return true;
}
case 21: {
// Predicate_truncstore
SDNode *N = Node;
(void)N;
if (!cast<StoreSDNode>(N)->isTruncatingStore()) return false;
return true;
}
case 22: {
// Predicate_store_global
SDNode *N = Node;
(void)N;
unsigned AddrSpace = cast<MemSDNode>(N)->getAddressSpace();
if (AddrSpace != 1 && AddrSpace != 4)
return false;
if (cast<StoreSDNode>(N)->isTruncatingStore()) return false;
return true;
}
case 23: {
// Predicate_atomic_load_add_global_noret_32
// Predicate_atomic_load_sub_global_noret_32
// Predicate_atomic_swap_global_noret_32
// Predicate_atomic_load_min_global_noret_32
// Predicate_atomic_load_umin_global_noret_32
// Predicate_atomic_load_max_global_noret_32
// Predicate_atomic_load_umax_global_noret_32
// Predicate_atomic_load_and_global_noret_32
// Predicate_atomic_load_or_global_noret_32
// Predicate_atomic_load_xor_global_noret_32
SDNode *N = Node;
(void)N;
unsigned AddrSpace = cast<MemSDNode>(N)->getAddressSpace();
if (AddrSpace != 1 && AddrSpace != 4)
return false;
if (cast<MemSDNode>(N)->getMemoryVT() != MVT::i32) return false;
return (SDValue(N, 0).use_empty());
}
case 24: {
// Predicate_atomic_load_add_local_32
// Predicate_atomic_load_sub_local_32
// Predicate_atomic_swap_local_32
// Predicate_atomic_load_min_local_32
// Predicate_atomic_load_umin_local_32
// Predicate_atomic_load_max_local_32
// Predicate_atomic_load_umax_local_32
// Predicate_atomic_load_and_local_32
// Predicate_atomic_load_or_local_32
// Predicate_atomic_load_xor_local_32
// Predicate_atomic_cmp_swap_local_32
SDNode *N = Node;
(void)N;
unsigned AddrSpace = cast<MemSDNode>(N)->getAddressSpace();
if (AddrSpace != 3)
return false;
if (cast<MemSDNode>(N)->getMemoryVT() != MVT::i32) return false;
return true;
}
case 25: {
// Predicate_mskor_global
SDNode *N = Node;
(void)N;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
}
case 26: {
// Predicate_atomic_cmp_swap_global_noret
SDNode *N = Node;
(void)N;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS && (SDValue(N, 0).use_empty());
}
}
}
#endif // GET_DAGISEL_BODY
#ifdef GET_DAGISEL_DECL
bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
SDValue N, unsigned PatternNo,
SmallVectorImpl<std::pair<SDValue, SDNode*>> &Result) override;
#endif
#if defined(GET_DAGISEL_BODY) || DAGISEL_INLINE
bool DAGISEL_CLASS_COLONCOLON CheckComplexPattern(SDNode *Root, SDNode *Parent,
SDValue N, unsigned PatternNo,
SmallVectorImpl<std::pair<SDValue, SDNode*>> &Result)
#if DAGISEL_INLINE
override
#endif
{
unsigned NextRes = Result.size();
switch (PatternNo) {
default: llvm_unreachable("Invalid pattern # in table?");
case 0:
Result.resize(NextRes+2);
return SelectADDRIndirect(N, Result[NextRes+0].first, Result[NextRes+1].first);
case 1:
Result.resize(NextRes+2);
return SelectADDRVTX_READ(N, Result[NextRes+0].first, Result[NextRes+1].first);
case 2:
Result.resize(NextRes+1);
return SelectGlobalValueConstantOffset(N, Result[NextRes+0].first);
case 3:
Result.resize(NextRes+2);
return SelectGlobalValueVariableOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
}
}
#endif // GET_DAGISEL_BODY
#ifdef GET_DAGISEL_DECL
SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override;
#endif
#if defined(GET_DAGISEL_BODY) || DAGISEL_INLINE
SDValue DAGISEL_CLASS_COLONCOLON RunSDNodeXForm(SDValue V, unsigned XFormNo)
#if DAGISEL_INLINE
override
#endif
{
switch (XFormNo) {
default: llvm_unreachable("Invalid xform # in table?");
case 0: { // IMMPopCount
ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());
return CurDAG->getTargetConstant(countPopulation(N->getZExtValue()), SDLoc(N),
MVT::i32);
}
}
}
#endif // GET_DAGISEL_BODY
#ifdef DAGISEL_INLINE
#undef DAGISEL_INLINE
#endif
#ifdef DAGISEL_CLASS_COLONCOLON
#undef DAGISEL_CLASS_COLONCOLON
#endif
#ifdef GET_DAGISEL_DECL
#undef GET_DAGISEL_DECL
#endif
#ifdef GET_DAGISEL_BODY
#undef GET_DAGISEL_BODY
#endif
|