reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

gen/lib/Target/ARM/ARMGenAsmMatcher.inc
10786   { 687 /* mov */, ARM::tMOVr, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_GPR, MCK_GPR }, },
10865   { 746 /* nop */, ARM::tMOVr, Convert__regR8__regR8__imm_95_14__imm_95_0, AMFBS_IsThumb, {  }, },
gen/lib/Target/ARM/ARMGenMCCodeEmitter.inc
 6127     case ARM::tMOVr: {
gen/lib/Target/ARM/ARMGenMCPseudoLowering.inc
  338       TmpInst.setOpcode(ARM::tMOVr);
lib/Target/ARM/ARMAsmPrinter.cpp
 1168       case ARM::tMOVr:
 1222     } else if (Opc == ARM::tMOVr) {
 1641     EmitToStreamer(*OutStreamer, MCInstBuilder(ARM::tMOVr)
 1752       ARM::MOVr : ARM::tMOVr;
 1851     EmitToStreamer(*OutStreamer, MCInstBuilder(ARM::tMOVr)
 2043     EmitToStreamer(*OutStreamer, MCInstBuilder(ARM::tMOVr)
lib/Target/ARM/ARMBaseInstrInfo.cpp
  900     Opc = Subtarget.isThumb2() ? ARM::tMOVr : ARM::MOVr;
 4737   if (MI.getOpcode() == ARM::tMOVr && !Subtarget.hasV6Ops()) {
lib/Target/ARM/ARMFeatures.h
   88   case ARM::tMOVr:
lib/Target/ARM/ARMFrameLowering.cpp
  733       BuildMI(MBB, MBBI, dl, TII.get(ARM::tMOVr), ARM::R4)
  738       BuildMI(MBB, MBBI, dl, TII.get(ARM::tMOVr), ARM::SP)
  758       BuildMI(MBB, MBBI, dl, TII.get(ARM::tMOVr), RegInfo->getBaseRegister())
  835           BuildMI(MBB, MBBI, dl, TII.get(ARM::tMOVr), ARM::SP)
  847           BuildMI(MBB, MBBI, dl, TII.get(ARM::tMOVr), ARM::SP)
 1227   Opc = isThumb ? ARM::tMOVr : ARM::MOVr;
 2382     BuildMI(McrMBB, DL, TII.get(ARM::tMOVr), ScratchReg1)
 2533       BuildMI(AllocMBB, DL, TII.get(ARM::tMOVr), ARM::LR)
lib/Target/ARM/ARMLoadStoreOptimizer.cpp
  739           BuildMI(MBB, InsertBefore, DL, TII->get(ARM::tMOVr), NewBase)
 1978   if (Prev->getOpcode() != ARM::tMOVr || !Prev->definesRegister(ARM::LR))
lib/Target/ARM/ARMLowOverheadLoops.cpp
  150     return MI->getOpcode() == ARM::tMOVr &&
lib/Target/ARM/AsmParser/ARMAsmParser.cpp
 9974       TmpInst.setOpcode(Inst.getOperand(4).getReg() ? ARM::tMOVSr : ARM::tMOVr);
10221     else if (Opc == ARM::tMOVr && !hasV6Ops() &&
lib/Target/ARM/Thumb1FrameLowering.cpp
  335     while (MBBI != MBB.end() && MBBI->getOpcode() == ARM::tMOVr)
  412     BuildMI(MBB, MBBI, dl, TII.get(ARM::tMOVr), ARM::R4)
  428     BuildMI(MBB, MBBI, dl, TII.get(ARM::tMOVr), ARM::SP)
  440     BuildMI(MBB, MBBI, dl, TII.get(ARM::tMOVr), BasePtr)
  461   } else if (MI.getOpcode() == ARM::tMOVr) {
  519         BuildMI(MBB, MBBI, dl, TII.get(ARM::tMOVr), ARM::SP)
  523         BuildMI(MBB, MBBI, dl, TII.get(ARM::tMOVr), ARM::SP)
  727     BuildMI(MBB, MBBI, dl, TII.get(ARM::tMOVr))
  743     BuildMI(MBB, MBBI, dl, TII.get(ARM::tMOVr))
  780   BuildMI(MBB, MBBI, dl, TII.get(ARM::tMOVr))
  786     BuildMI(MBB, MBBI, dl, TII.get(ARM::tMOVr))
  904         BuildMI(MBB, MI, DL, TII.get(ARM::tMOVr))
 1010       BuildMI(MBB, MI, DL, TII.get(ARM::tMOVr))
lib/Target/ARM/Thumb1InstrInfo.cpp
   27   NopInst.setOpcode(ARM::tMOVr);
   51     BuildMI(MBB, I, DL, get(ARM::tMOVr), DestReg)
lib/Target/ARM/Thumb2ITBlockPass.cpp
  129   case ARM::tMOVr:
lib/Target/ARM/Thumb2InstrInfo.cpp
  129   BuildMI(MBB, I, DL, get(ARM::tMOVr), DestReg)
  238     BuildMI(MBB, MBBI, dl, TII.get(ARM::tMOVr), DestReg)
  298       BuildMI(MBB, MBBI, dl, TII.get(ARM::tMOVr), DestReg)
  488       MI.setDesc(TII.get(ARM::tMOVr));
lib/Target/ARM/Thumb2SizeReduction.cpp
  107   { ARM::t2MOVr,ARM::tMOVr,     0,             0,   0,   0,   0,  1,0, 0,0,0 },
lib/Target/ARM/ThumbRegisterInfo.cpp
  225       CopyOpc = ARM::tMOVr;
  248       CopyOpc = ARM::tMOVr;
  260       CopyOpc = ARM::tMOVr;
  274     CopyOpc = ARM::tMOVr;
  316     if (CopyOpc != ARM::tMOVr) {