|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/ARM/ARMGenAsmMatcher.inc12878 { 2418 /* vldr */, ARM::VLDRS, Convert__Reg1_1__AddrMode52_2__CondCode2_0, AMFBS_HasFPRegs, { MCK_CondCode, MCK_HPR, MCK_AddrMode5 }, },
12880 { 2418 /* vldr */, ARM::VLDRS, Convert__Reg1_2__AddrMode52_3__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_32, MCK_HPR, MCK_AddrMode5 }, },
gen/lib/Target/ARM/ARMGenDAGISel.inc27913 /* 60378*/ OPC_MorphNodeTo1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
40998 /* 89958*/ OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
41012 /* 89997*/ OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
41247 /* 90594*/ OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
41261 /* 90633*/ OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
gen/lib/Target/ARM/ARMGenMCCodeEmitter.inc14150 case ARM::VLDRS:
lib/Target/ARM/ARMBaseInstrInfo.cpp 1301 BuildMI(MBB, I, DL, get(ARM::VLDRS), DestReg)
1459 case ARM::VLDRS:
1857 case ARM::VLDRS:
1878 case ARM::VLDRS:
5153 case ARM::VLDRS:
lib/Target/ARM/ARMBaseRegisterInfo.cpp 569 case ARM::VLDRS: case ARM::VLDRD:
lib/Target/ARM/ARMConstantIslandPass.cpp 823 case ARM::VLDRS:
lib/Target/ARM/ARMFastISel.cpp 454 unsigned Opc = is64bit ? ARM::VLDRD : ARM::VLDRS;
980 Opc = ARM::VLDRS;
lib/Target/ARM/ARMInstructionSelector.cpp 376 return isStore ? ARM::VSTRS : ARM::VLDRS;
992 auto LoadOpcode = Size == 4 ? ARM::VLDRS : ARM::VLDRD;
lib/Target/ARM/ARMLoadStoreOptimizer.cpp 306 case ARM::VLDRS:
416 return isi32Load(Opc) || Opc == ARM::VLDRS || Opc == ARM::VLDRD;
449 case ARM::VLDRS:
1340 case ARM::VLDRS:
1365 case ARM::VLDRS:
1394 bool isAM5 = (Opcode == ARM::VLDRD || Opcode == ARM::VLDRS ||
1568 case ARM::VLDRS: