reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

gen/lib/Target/ARM/ARMGenAsmMatcher.inc
13631   { 2952 /* vpsel */, ARM::MVE_VPSEL, Convert__Reg1_1__Reg1_2__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },
13632   { 2952 /* vpsel */, ARM::MVE_VPSEL, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },
13633   { 2952 /* vpsel */, ARM::MVE_VPSEL, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },
13634   { 2952 /* vpsel */, ARM::MVE_VPSEL, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },
13635   { 2952 /* vpsel */, ARM::MVE_VPSEL, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },
13636   { 2952 /* vpsel */, ARM::MVE_VPSEL, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },
13637   { 2952 /* vpsel */, ARM::MVE_VPSEL, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },
13638   { 2952 /* vpsel */, ARM::MVE_VPSEL, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_f32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },
13639   { 2952 /* vpsel */, ARM::MVE_VPSEL, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_i16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },
13640   { 2952 /* vpsel */, ARM::MVE_VPSEL, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_i32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },
13641   { 2952 /* vpsel */, ARM::MVE_VPSEL, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_i8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },
13642   { 2952 /* vpsel */, ARM::MVE_VPSEL, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_f16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },
gen/lib/Target/ARM/ARMGenDAGISel.inc
41168 /* 90400*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::MVE_VPSEL), 0,
41222 /* 90542*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::MVE_VPSEL), 0,
41417 /* 91035*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::MVE_VPSEL), 0,
41471 /* 91177*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::MVE_VPSEL), 0,
47094 /*104467*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::MVE_VPSEL), 0,
47127 /*104559*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::MVE_VPSEL), 0,
47157 /*104646*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::MVE_VPSEL), 0,
52844 /*117966*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::MVE_VPSEL), 0,
52877 /*118059*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::MVE_VPSEL), 0,
52907 /*118147*/      OPC_MorphNodeTo1, TARGET_VAL(ARM::MVE_VPSEL), 0,
52942 /*118245*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::MVE_VPSEL), 0,
52975 /*118337*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::MVE_VPSEL), 0,
53005 /*118424*/      OPC_MorphNodeTo1, TARGET_VAL(ARM::MVE_VPSEL), 0,
53398 /*119378*/      OPC_MorphNodeTo1, TARGET_VAL(ARM::MVE_VPSEL), 0,
53409 /*119401*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::MVE_VPSEL), 0,
53416 /*119418*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::MVE_VPSEL), 0,
53428 /*119442*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::MVE_VPSEL), 0,
53435 /*119459*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::MVE_VPSEL), 0,
53459 /*119527*/      OPC_MorphNodeTo1, TARGET_VAL(ARM::MVE_VPSEL), 0,
53482 /*119596*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::MVE_VPSEL), 0,
53501 /*119658*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::MVE_VPSEL), 0,
53525 /*119728*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::MVE_VPSEL), 0,
53544 /*119790*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::MVE_VPSEL), 0,
gen/lib/Target/ARM/ARMGenMCCodeEmitter.inc
 6112     case ARM::MVE_VPSEL: {
unittests/Target/ARM/MachineInstrTest.cpp
  270     case MVE_VPSEL: