|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/ARM/ARMGenAsmMatcher.inc10844 { 734 /* mul */, ARM::MUL, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM_HasV6, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc }, },
10847 { 734 /* mul */, ARM::MUL, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM_HasV6, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },
10848 { 734 /* mul */, ARM::MUL, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },
gen/lib/Target/ARM/ARMGenDAGISel.inc31796 /* 69928*/ OPC_MorphNodeTo1, TARGET_VAL(ARM::MUL), 0,
gen/lib/Target/ARM/ARMGenFastISel.inc 4157 return fastEmitInst_rr(ARM::MUL, &ARM::GPRnopcRegClass, Op0, Op0IsKill, Op1, Op1IsKill);
gen/lib/Target/ARM/ARMGenGlobalISel.inc 4455 GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::MUL,
gen/lib/Target/ARM/ARMGenMCCodeEmitter.inc14393 case ARM::MUL: {
gen/lib/Target/ARM/ARMGenMCPseudoLowering.inc 99 TmpInst.setOpcode(ARM::MUL);