|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
Overridden By
gen/lib/Target/AArch64/AArch64GenRegisterInfo.inc20196 getRegPressureSetName(unsigned Idx) const {
gen/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc48060 getRegPressureSetName(unsigned Idx) const {
gen/lib/Target/AMDGPU/R600GenRegisterInfo.inc12245 getRegPressureSetName(unsigned Idx) const {
gen/lib/Target/ARC/ARCGenRegisterInfo.inc 728 getRegPressureSetName(unsigned Idx) const {
gen/lib/Target/ARM/ARMGenRegisterInfo.inc15799 getRegPressureSetName(unsigned Idx) const {
gen/lib/Target/AVR/AVRGenRegisterInfo.inc 1610 getRegPressureSetName(unsigned Idx) const {
gen/lib/Target/BPF/BPFGenRegisterInfo.inc 619 getRegPressureSetName(unsigned Idx) const {
gen/lib/Target/Hexagon/HexagonGenRegisterInfo.inc 3578 getRegPressureSetName(unsigned Idx) const {
gen/lib/Target/Lanai/LanaiGenRegisterInfo.inc 843 getRegPressureSetName(unsigned Idx) const {
gen/lib/Target/MSP430/MSP430GenRegisterInfo.inc 552 getRegPressureSetName(unsigned Idx) const {
gen/lib/Target/Mips/MipsGenRegisterInfo.inc 7239 getRegPressureSetName(unsigned Idx) const {
gen/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc 1217 getRegPressureSetName(unsigned Idx) const {
gen/lib/Target/PowerPC/PPCGenRegisterInfo.inc 5563 getRegPressureSetName(unsigned Idx) const {
gen/lib/Target/RISCV/RISCVGenRegisterInfo.inc 1733 getRegPressureSetName(unsigned Idx) const {
gen/lib/Target/Sparc/SparcGenRegisterInfo.inc 2702 getRegPressureSetName(unsigned Idx) const {
gen/lib/Target/SystemZ/SystemZGenRegisterInfo.inc 2869 getRegPressureSetName(unsigned Idx) const {
gen/lib/Target/WebAssembly/WebAssemblyGenRegisterInfo.inc 491 getRegPressureSetName(unsigned Idx) const {
gen/lib/Target/X86/X86GenRegisterInfo.inc 9740 getRegPressureSetName(unsigned Idx) const {
gen/lib/Target/XCore/XCoreGenRegisterInfo.inc 491 getRegPressureSetName(unsigned Idx) const {
unittests/CodeGen/MachineInstrTest.cpp 77 const char *getRegPressureSetName(unsigned Idx) const override {
References
lib/CodeGen/MachinePipeliner.cpp 1616 << TRI->getRegPressureSetName(RPDelta.Excess.getPSet())
lib/CodeGen/MachineScheduler.cpp 1054 LLVM_DEBUG(dbgs() << TRI->getRegPressureSetName(i) << " Limit " << Limit
1062 << TRI->getRegPressureSetName(RCPS.getPSet()) << " ";
1084 LLVM_DEBUG(dbgs() << " " << TRI->getRegPressureSetName(ID) << ": "
2629 dbgs() << " " << TRI->getRegPressureSetName(P.getPSet())
2981 << TRI->getRegPressureSetName(Cand.RPDelta.Excess.getPSet()) << ":"
lib/CodeGen/RegisterPressure.cpp 86 dbgs() << TRI->getRegPressureSetName(i) << "=" << SetPressure[i] << '\n';
131 dbgs() << sep << TRI.getRegPressureSetName(Change.getPSet())
1128 dbgs() << "Excess1 " << TRI->getRegPressureSetName(Delta.Excess.getPSet())
1131 dbgs() << "Critic1 " << TRI->getRegPressureSetName(Delta.CriticalMax.getPSet())
1134 dbgs() << "CurrMx1 " << TRI->getRegPressureSetName(Delta.CurrentMax.getPSet())
1137 dbgs() << "Excess2 " << TRI->getRegPressureSetName(Delta2.Excess.getPSet())
1140 dbgs() << "Critic2 " << TRI->getRegPressureSetName(Delta2.CriticalMax.getPSet())
1143 dbgs() << "CurrMx2 " << TRI->getRegPressureSetName(Delta2.CurrentMax.getPSet())
lib/Target/Hexagon/HexagonMachineScheduler.cpp 488 dbgs() << DAG->TRI->getRegPressureSetName(P.getPSet()) << ":"