|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
Overridden By
gen/lib/Target/AArch64/AArch64GenRegisterInfo.inc 8935 unsigned AArch64GenRegisterInfo::composeSubRegIndicesImpl(unsigned IdxA, unsigned IdxB) const {
gen/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc25492 unsigned AMDGPUGenRegisterInfo::composeSubRegIndicesImpl(unsigned IdxA, unsigned IdxB) const {
gen/lib/Target/AMDGPU/R600GenRegisterInfo.inc11429 unsigned R600GenRegisterInfo::composeSubRegIndicesImpl(unsigned IdxA, unsigned IdxB) const {
gen/lib/Target/ARM/ARMGenRegisterInfo.inc 8435 unsigned ARMGenRegisterInfo::composeSubRegIndicesImpl(unsigned IdxA, unsigned IdxB) const {
gen/lib/Target/AVR/AVRGenRegisterInfo.inc 1435 unsigned AVRGenRegisterInfo::composeSubRegIndicesImpl(unsigned IdxA, unsigned IdxB) const {
gen/lib/Target/BPF/BPFGenRegisterInfo.inc 528 unsigned BPFGenRegisterInfo::composeSubRegIndicesImpl(unsigned IdxA, unsigned IdxB) const {
gen/lib/Target/Hexagon/HexagonGenRegisterInfo.inc 3177 unsigned HexagonGenRegisterInfo::composeSubRegIndicesImpl(unsigned IdxA, unsigned IdxB) const {
gen/lib/Target/Lanai/LanaiGenRegisterInfo.inc 748 unsigned LanaiGenRegisterInfo::composeSubRegIndicesImpl(unsigned IdxA, unsigned IdxB) const {
gen/lib/Target/MSP430/MSP430GenRegisterInfo.inc 461 unsigned MSP430GenRegisterInfo::composeSubRegIndicesImpl(unsigned IdxA, unsigned IdxB) const {
gen/lib/Target/Mips/MipsGenRegisterInfo.inc 6156 unsigned MipsGenRegisterInfo::composeSubRegIndicesImpl(unsigned IdxA, unsigned IdxB) const {
gen/lib/Target/PowerPC/PPCGenRegisterInfo.inc 5164 unsigned PPCGenRegisterInfo::composeSubRegIndicesImpl(unsigned IdxA, unsigned IdxB) const {
gen/lib/Target/RISCV/RISCVGenRegisterInfo.inc 1602 unsigned RISCVGenRegisterInfo::composeSubRegIndicesImpl(unsigned IdxA, unsigned IdxB) const {
gen/lib/Target/Sparc/SparcGenRegisterInfo.inc 2489 unsigned SparcGenRegisterInfo::composeSubRegIndicesImpl(unsigned IdxA, unsigned IdxB) const {
gen/lib/Target/SystemZ/SystemZGenRegisterInfo.inc 2575 unsigned SystemZGenRegisterInfo::composeSubRegIndicesImpl(unsigned IdxA, unsigned IdxB) const {
gen/lib/Target/X86/X86GenRegisterInfo.inc 8108 unsigned X86GenRegisterInfo::composeSubRegIndicesImpl(unsigned IdxA, unsigned IdxB) const {
References
include/llvm/CodeGen/TargetRegisterInfo.h 573 return composeSubRegIndicesImpl(a, b);