|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/Hexagon/HexagonGenAsmMatcher.inc 8831 { 0 /* */, Hexagon::L4_loadrb_ur, Convert__Reg1_0__Reg1_4__u2_0Imm1_8__u32_0Imm1_11, AMFBS_None, { MCK_IntRegs, MCK__61_, MCK_memb, MCK__40_, MCK_IntRegs, MCK__LT_, MCK__LT_, MCK__HASH_, MCK_u2_0Imm, MCK__43_, MCK__HASH_, MCK_u32_0Imm, MCK__41_ }, },
gen/lib/Target/Hexagon/HexagonGenDAGISel.inc55423 /*104628*/ OPC_MorphNodeTo1, TARGET_VAL(Hexagon::L4_loadrb_ur), 0|OPFL_Chain|OPFL_MemRefs,
55524 /*104822*/ OPC_MorphNodeTo1, TARGET_VAL(Hexagon::L4_loadrb_ur), 0|OPFL_Chain|OPFL_MemRefs,
55602 /*104971*/ OPC_EmitNode1, TARGET_VAL(Hexagon::L4_loadrb_ur), 0|OPFL_Chain|OPFL_MemRefs,
55798 /*105399*/ OPC_EmitNode1, TARGET_VAL(Hexagon::L4_loadrb_ur), 0|OPFL_Chain|OPFL_MemRefs,
gen/lib/Target/Hexagon/HexagonGenInstrInfo.inc16592 { Hexagon::L4_loadrb_rr, Hexagon::L4_loadrb_ur },
16628 { Hexagon::L4_loadrb_ur, Hexagon::L4_loadrb_rr },
gen/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc 4764 case Hexagon::L4_loadrb_ur:
lib/Target/Hexagon/HexagonBitTracker.cpp 1110 case L4_loadrb_ur:
lib/Target/Hexagon/HexagonConstExtenders.cpp 887 case L4_loadrb_ur: return L2_loadrb_io;
lib/Target/Hexagon/HexagonInstrInfo.cpp 2492 case Hexagon::L4_loadrb_ur: