|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/ARM/ARMGenAsmMatcher.inc12826 { 2375 /* vld4 */, ARM::VLD4q32_UPD, Convert__Reg1_3__Reg1_4__Reg1_5__Reg1_6__imm_95_0__AlignedMemory2_8__Imm1_9__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },
gen/lib/Target/ARM/ARMGenAsmWriter.inc11695 case ARM::VLD4q32_UPD:
gen/lib/Target/ARM/ARMGenMCCodeEmitter.inc 8948 case ARM::VLD4q32_UPD:
lib/Target/ARM/ARMBaseInstrInfo.cpp 4193 case ARM::VLD4q32_UPD:
lib/Target/ARM/ARMExpandPseudoInsts.cpp 292 { ARM::VLD4q32Pseudo_UPD, ARM::VLD4q32_UPD, true, true, true, EvenDblSpc, 4, 2 ,true},
294 { ARM::VLD4q32oddPseudo_UPD, ARM::VLD4q32_UPD, true, true, true, OddDblSpc, 4, 2 ,true},
lib/Target/ARM/AsmParser/ARMAsmParser.cpp 8173 case ARM::VLD4qWB_fixed_Asm_32: Spacing = 2; return ARM::VLD4q32_UPD;
8179 case ARM::VLD4qWB_register_Asm_32: Spacing = 2; return ARM::VLD4q32_UPD;
lib/Target/ARM/Disassembler/ARMDisassembler.cpp 2740 case ARM::VLD4q32_UPD:
2776 case ARM::VLD4q32_UPD:
2800 case ARM::VLD4q32_UPD:
2873 case ARM::VLD4q32_UPD: