|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/ARM/ARMGenAsmMatcher.inc12593 { 2348 /* vld1 */, ARM::VLD1d64Qwb_fixed, Convert__VecListFourD1_2__imm_95_0__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },
gen/lib/Target/ARM/ARMGenMCCodeEmitter.inc 8534 case ARM::VLD1d64Qwb_fixed:
lib/Target/ARM/ARMBaseInstrInfo.cpp 4189 case ARM::VLD1d64Qwb_fixed:
lib/Target/ARM/ARMExpandPseudoInsts.cpp 165 { ARM::VLD1d64QPseudoWB_fixed, ARM::VLD1d64Qwb_fixed, true, true, false, SingleSpc, 4, 1 ,false},
182 { ARM::VLD1q64LowQPseudo_UPD, ARM::VLD1d64Qwb_fixed, true, true, true, SingleLowSpc, 4, 1 ,false},
531 TableEntry->RealOpc == ARM::VLD1d64Qwb_fixed ||
lib/Target/ARM/ARMFrameLowering.cpp 1375 BuildMI(MBB, MI, DL, TII.get(ARM::VLD1d64Qwb_fixed), NextReg)
lib/Target/ARM/ARMISelDAGToDAG.cpp 1805 case ARM::VLD1d64Qwb_fixed : return true;
1871 case ARM::VLD1d64Qwb_fixed: return ARM::VLD1d64Qwb_register;
lib/Target/ARM/Disassembler/ARMDisassembler.cpp 2840 case ARM::VLD1d64Qwb_fixed:
2911 case ARM::VLD1d64Qwb_fixed: