|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc34198 /* 72588*/ OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_READLANE_B32), 0,
gen/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc13817 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AMDGPU::V_READLANE_B32,
gen/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc55647 case AMDGPU::V_READLANE_B32:
97248 { AMDGPU::V_READLANE_B32, AMDGPU::V_READLANE_B32_gfx6_gfx7, AMDGPU::V_READLANE_B32_vi, (uint16_t)-1U, (uint16_t)-1U, (uint16_t)-1U, (uint16_t)-1U, AMDGPU::V_READLANE_B32_gfx10, (uint16_t)-1U },
lib/Target/AMDGPU/GCNHazardRecognizer.cpp 74 return Opcode == AMDGPU::V_READLANE_B32 || Opcode == AMDGPU::V_WRITELANE_B32;
954 case AMDGPU::V_READLANE_B32:
lib/Target/AMDGPU/SIFoldOperands.cpp 774 (UseOpc == AMDGPU::V_READLANE_B32 &&
lib/Target/AMDGPU/SIFrameLowering.cpp 869 BuildMI(MBB, MBBI, DL, TII->getMCOpcodeFromPseudo(AMDGPU::V_READLANE_B32),
lib/Target/AMDGPU/SIInstrInfo.cpp 2779 if (Opcode == AMDGPU::V_READFIRSTLANE_B32 || Opcode == AMDGPU::V_READLANE_B32)
3157 case AMDGPU::V_READLANE_B32:
4067 if (Opc == AMDGPU::V_READLANE_B32 && Src1.isReg() &&
lib/Target/AMDGPU/SIRegisterInfo.cpp 903 BuildMI(*MBB, MI, DL, TII->getMCOpcodeFromPseudo(AMDGPU::V_READLANE_B32),