|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc52884 /*114805*/ OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
52905 /*114845*/ OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
52911 /*114856*/ OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
75138 /*166457*/ OPC_EmitNode1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
gen/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc 746 GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AMDGPU::V_AND_B32_e64,
759 GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AMDGPU::V_AND_B32_e64,
772 GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AMDGPU::V_AND_B32_e64,
18755 GIR_BuildMI, /*InsnID*/2, /*Opcode*/AMDGPU::V_AND_B32_e64,
gen/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc55560 case AMDGPU::V_AND_B32_e64:
95775 { AMDGPU::V_AND_B32_e64, AMDGPU::V_AND_B32_e64_gfx6_gfx7, AMDGPU::V_AND_B32_e64_vi, (uint16_t)-1U, (uint16_t)-1U, (uint16_t)-1U, (uint16_t)-1U, AMDGPU::V_AND_B32_e64_gfx10, (uint16_t)-1U },
98298 { AMDGPU::V_AND_B32_e64, AMDGPU::V_AND_B32_e32 },
98881 { AMDGPU::V_AND_B32_e32, AMDGPU::V_AND_B32_e64 },
lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp 1624 unsigned NewOpc = IsVGPR ? AMDGPU::V_AND_B32_e64 : AMDGPU::S_AND_B32;
lib/Target/AMDGPU/GCNDPPCombine.cpp 283 case AMDGPU::V_AND_B32_e64:
lib/Target/AMDGPU/SIFoldOperands.cpp 873 case AMDGPU::V_AND_B32_e64:
1046 if (MI->getOpcode() == AMDGPU::V_AND_B32_e64 ||
lib/Target/AMDGPU/SIInstrInfo.cpp 3759 case AMDGPU::S_AND_B32: return AMDGPU::V_AND_B32_e64;
5671 BuildMI(*MBB, Inst, DL, get(AMDGPU::V_AND_B32_e64), TmpReg)
lib/Target/AMDGPU/SIPeepholeSDWA.cpp 689 case AMDGPU::V_AND_B32_e64: {