|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc18293 { 10655 /* s_load_dwordx2 */, AMDGPU::S_LOAD_DWORDX2_IMM_ci, Convert__Reg1_0__Reg1_1__ImmSMRDLiteralOffset1_2__ImmGLC1_3__ImmDLC1_4, AMFBS_isGFX7Only, { MCK_SReg_64_XEXEC, MCK_SReg_64, MCK_ImmSMRDLiteralOffset, MCK_ImmGLC, MCK_ImmDLC }, },
gen/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc28765 /* 60360*/ OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
28795 /* 60429*/ OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
30388 /* 64105*/ OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
30583 /* 64535*/ OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
30613 /* 64604*/ OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
31253 /* 66109*/ OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
31283 /* 66178*/ OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
gen/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc 2586 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AMDGPU::S_LOAD_DWORDX2_IMM_ci,
2760 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AMDGPU::S_LOAD_DWORDX2_IMM_ci,
3272 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AMDGPU::S_LOAD_DWORDX2_IMM_ci,
3734 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AMDGPU::S_LOAD_DWORDX2_IMM_ci,
5229 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AMDGPU::S_LOAD_DWORDX2_IMM_ci,
5290 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AMDGPU::S_LOAD_DWORDX2_IMM_ci,
5479 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AMDGPU::S_LOAD_DWORDX2_IMM_ci,
6081 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AMDGPU::S_LOAD_DWORDX2_IMM_ci,
6142 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AMDGPU::S_LOAD_DWORDX2_IMM_ci,
6703 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AMDGPU::S_LOAD_DWORDX2_IMM_ci,
6764 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AMDGPU::S_LOAD_DWORDX2_IMM_ci,
gen/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc54668 case AMDGPU::S_LOAD_DWORDX2_IMM_ci:
gen/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc18451 case AMDGPU::S_LOAD_DWORDX2_IMM_ci: