|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
Declarations
gen/lib/Target/AArch64/AArch64GenRegisterInfo.inc 5064 extern const TargetRegisterClass GPR64allRegClass;
References
gen/lib/Target/AArch64/AArch64GenRegisterInfo.inc 6154 &AArch64::GPR64allRegClass,
6159 &AArch64::GPR64allRegClass,
6164 &AArch64::GPR64allRegClass,
6171 &AArch64::GPR64allRegClass,
6177 &AArch64::GPR64allRegClass,
6186 &AArch64::GPR64allRegClass,
6194 &AArch64::GPR64allRegClass,
6205 &AArch64::GPR64allRegClass,
6217 &AArch64::GPR64allRegClass,
6226 &AArch64::GPR64allRegClass,
8208 &AArch64::GPR64allRegClass,
lib/Target/AArch64/AArch64AsmPrinter.cpp 631 AArch64::GPR64allRegClass.contains(Reg))
lib/Target/AArch64/AArch64ISelLowering.cpp 135 addRegisterClass(MVT::i64, &AArch64::GPR64allRegClass);
6055 !AArch64::GPR64allRegClass.hasSubClassEq(Res.second))
lib/Target/AArch64/AArch64InstrInfo.cpp 436 bool Is64Bit = AArch64::GPR64allRegClass.hasSubClassEq(MRI.getRegClass(VReg));
513 if (AArch64::GPR64allRegClass.hasSubClassEq(RC) ||
2838 if (AArch64::GPR64allRegClass.hasSubClassEq(RC)) {
2969 if (AArch64::GPR64allRegClass.hasSubClassEq(RC)) {
lib/Target/AArch64/AArch64InstructionSelector.cpp 312 return GetAllRegSet ? &AArch64::GPR64allRegClass
344 return GetAllRegSet ? &AArch64::GPR64allRegClass
1815 return RBI.constrainGenericRegister(DstReg, AArch64::GPR64allRegClass,
2046 Register ExtSrc = MRI.createVirtualRegister(&AArch64::GPR64allRegClass);
lib/Target/AArch64/AArch64RegisterInfo.cpp 106 else if (RC == &AArch64::GPR64allRegClass && Idx == AArch64::hsub)
lib/Target/AArch64/AArch64SpeculationHardening.cpp 434 AArch64::GPR64allRegClass.contains(Reg));
448 const bool Is64Bit = AArch64::GPR64allRegClass.contains(Reg);
486 AArch64::GPR64allRegClass.contains(Op.getReg()));
537 AArch64::GPR64allRegClass.contains(Reg)))