|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc16419 { 3300 /* lsl */, AArch64::LSLVWr, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_None, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
16443 { 3309 /* lslv */, AArch64::LSLVWr, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_None, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
23777 { 3300 /* lsl */, AArch64::LSLVWr, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_None, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
23801 { 3309 /* lslv */, AArch64::LSLVWr, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_None, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
gen/lib/Target/AArch64/AArch64GenDAGISel.inc94921 /*215439*/ OPC_MorphNodeTo1, TARGET_VAL(AArch64::LSLVWr), 0,
94940 /*215482*/ OPC_MorphNodeTo1, TARGET_VAL(AArch64::LSLVWr), 0,
94949 /*215500*/ OPC_MorphNodeTo1, TARGET_VAL(AArch64::LSLVWr), 0,
94976 /*215563*/ OPC_MorphNodeTo1, TARGET_VAL(AArch64::LSLVWr), 0,
gen/lib/Target/AArch64/AArch64GenGlobalISel.inc37537 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::LSLVWr,
37553 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::LSLVWr,
37569 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::LSLVWr,
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc 8633 case AArch64::LSLVWr:
lib/Target/AArch64/AArch64FastISel.cpp 4086 case MVT::i8: Opc = AArch64::LSLVWr; NeedTrunc = true; Mask = 0xff; break;
4087 case MVT::i16: Opc = AArch64::LSLVWr; NeedTrunc = true; Mask = 0xffff; break;
4088 case MVT::i32: Opc = AArch64::LSLVWr; break;
lib/Target/AArch64/AArch64ISelDAGToDAG.cpp 2501 Opc = (VT == MVT::i32) ? AArch64::LSLVWr : AArch64::LSLVXr;
lib/Target/AArch64/AArch64InstructionSelector.cpp 455 return AArch64::LSLVWr;