|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc14673 { 1825 /* ins */, AArch64::INSvi64gpr, Convert__VectorReg1281_0__Tie0_1_1__IndexRange0_11_2__Reg1_3, AMFBS_HasNEON, { MCK_VectorReg128, MCK__DOT_d, MCK_IndexRange0_1, MCK_GPR64 }, },
16571 { 3356 /* mov */, AArch64::INSvi64gpr, Convert__VectorReg1281_0__Tie0_1_1__IndexRange0_11_2__Reg1_3, AMFBS_HasNEON, { MCK_VectorReg128, MCK__DOT_d, MCK_IndexRange0_1, MCK_GPR64 }, },
22031 { 1825 /* ins */, AArch64::INSvi64gpr, Convert__VectorReg1281_1__Tie0_2_2__IndexRange0_11_2__Reg1_3, AMFBS_HasNEON, { MCK__DOT_d, MCK_VectorReg128, MCK_IndexRange0_1, MCK_GPR64 }, },
23932 { 3356 /* mov */, AArch64::INSvi64gpr, Convert__VectorReg1281_1__Tie0_2_2__IndexRange0_11_2__Reg1_3, AMFBS_HasNEON, { MCK__DOT_d, MCK_VectorReg128, MCK_IndexRange0_1, MCK_GPR64 }, },
gen/lib/Target/AArch64/AArch64GenAsmWriter.inc17214 case AArch64::INSvi64gpr:
gen/lib/Target/AArch64/AArch64GenAsmWriter1.inc17930 case AArch64::INSvi64gpr:
gen/lib/Target/AArch64/AArch64GenDAGISel.inc109805 /*245245*/ OPC_MorphNodeTo1, TARGET_VAL(AArch64::INSvi64gpr), 0,
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc10897 case AArch64::INSvi64gpr: {
lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp 254 Use->getOpcode() == AArch64::INSvi64gpr)
lib/Target/AArch64/AArch64InstructionSelector.cpp 3119 Opc = AArch64::INSvi64gpr;