reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
    1
    2
    3
    4
    5
    6
    7
    8
    9
   10
   11
   12
   13
   14
   15
   16
   17
   18
   19
   20
   21
   22
   23
   24
   25
   26
   27
   28
   29
   30
   31
   32
   33
   34
   35
   36
   37
   38
   39
   40
   41
   42
   43
   44
   45
   46
   47
   48
   49
   50
   51
   52
   53
   54
   55
   56
   57
   58
   59
   60
   61
   62
   63
   64
   65
   66
   67
   68
   69
   70
   71
   72
   73
   74
   75
   76
   77
   78
   79
   80
   81
   82
   83
   84
   85
   86
   87
   88
   89
   90
   91
   92
   93
   94
   95
   96
   97
   98
   99
  100
  101
  102
  103
  104
  105
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=btver2 -all-stats       < %s | FileCheck %s -check-prefix=ALL -check-prefix=FULLREPORT
# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=btver2 -all-stats=true  < %s | FileCheck %s -check-prefix=ALL -check-prefix=FULLREPORT
# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=btver2 -all-stats=false < %s | FileCheck %s -check-prefix=ALL
# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=btver2                  < %s | FileCheck %s -check-prefix=ALL

add %eax, %eax

# ALL:             Iterations:        100
# ALL-NEXT:        Instructions:      100
# ALL-NEXT:        Total Cycles:      103
# ALL-NEXT:        Total uOps:        100

# ALL:             Dispatch Width:    2
# ALL-NEXT:        uOps Per Cycle:    0.97
# ALL-NEXT:        IPC:               0.97
# ALL-NEXT:        Block RThroughput: 0.5

# ALL:             Instruction Info:
# ALL-NEXT:        [1]: #uOps
# ALL-NEXT:        [2]: Latency
# ALL-NEXT:        [3]: RThroughput
# ALL-NEXT:        [4]: MayLoad
# ALL-NEXT:        [5]: MayStore
# ALL-NEXT:        [6]: HasSideEffects (U)

# ALL:             [1]    [2]    [3]    [4]    [5]    [6]    Instructions:
# ALL-NEXT:         1      1     0.50                        addl	%eax, %eax

# FULLREPORT:      Dynamic Dispatch Stall Cycles:
# FULLREPORT-NEXT: RAT     - Register unavailable:                      0
# FULLREPORT-NEXT: RCU     - Retire tokens unavailable:                 0
# FULLREPORT-NEXT: SCHEDQ  - Scheduler full:                            61  (59.2%)
# FULLREPORT-NEXT: LQ      - Load queue full:                           0
# FULLREPORT-NEXT: SQ      - Store queue full:                          0
# FULLREPORT-NEXT: GROUP   - Static restrictions on the dispatch group: 0

# FULLREPORT:      Dispatch Logic - number of cycles where we saw N micro opcodes dispatched:
# FULLREPORT-NEXT: [# dispatched], [# cycles]
# FULLREPORT-NEXT:  0,              22  (21.4%)
# FULLREPORT-NEXT:  1,              62  (60.2%)
# FULLREPORT-NEXT:  2,              19  (18.4%)

# FULLREPORT:      Schedulers - number of cycles where we saw N micro opcodes issued:
# FULLREPORT-NEXT: [# issued], [# cycles]
# FULLREPORT-NEXT:  0,          3  (2.9%)
# FULLREPORT-NEXT:  1,          100  (97.1%)

# FULLREPORT:      Scheduler's queue usage:
# FULLREPORT-NEXT: [1] Resource name.
# FULLREPORT-NEXT: [2] Average number of used buffer entries.
# FULLREPORT-NEXT: [3] Maximum number of used buffer entries.
# FULLREPORT-NEXT: [4] Total number of buffer entries.

# FULLREPORT:       [1]            [2]        [3]        [4]
# FULLREPORT-NEXT: JALU01           15         20         20
# FULLREPORT-NEXT: JFPU01           0          0          18
# FULLREPORT-NEXT: JLSAGU           0          0          12

# FULLREPORT:      Retire Control Unit - number of cycles where we saw N instructions retired:
# FULLREPORT-NEXT: [# retired], [# cycles]
# FULLREPORT-NEXT:  0,           3  (2.9%)
# FULLREPORT-NEXT:  1,           100  (97.1%)

# FULLREPORT:      Total ROB Entries:                64
# FULLREPORT-NEXT: Max Used ROB Entries:             22  ( 34.4% )
# FULLREPORT-NEXT: Average Used ROB Entries per cy:  17  ( 26.6% )

# FULLREPORT:      Register File statistics:
# FULLREPORT-NEXT: Total number of mappings created:    200
# FULLREPORT-NEXT: Max number of mappings used:         44

# FULLREPORT:      *  Register File #1 -- JFpuPRF:
# FULLREPORT-NEXT:    Number of physical registers:     72
# FULLREPORT-NEXT:    Total number of mappings created: 0
# FULLREPORT-NEXT:    Max number of mappings used:      0

# FULLREPORT:      *  Register File #2 -- JIntegerPRF:
# FULLREPORT-NEXT:    Number of physical registers:     64
# FULLREPORT-NEXT:    Total number of mappings created: 200
# FULLREPORT-NEXT:    Max number of mappings used:      44

# ALL:             Resources:
# ALL-NEXT:        [0]   - JALU0
# ALL-NEXT:        [1]   - JALU1
# ALL-NEXT:        [2]   - JDiv
# ALL-NEXT:        [3]   - JFPA
# ALL-NEXT:        [4]   - JFPM
# ALL-NEXT:        [5]   - JFPU0
# ALL-NEXT:        [6]   - JFPU1
# ALL-NEXT:        [7]   - JLAGU
# ALL-NEXT:        [8]   - JMul
# ALL-NEXT:        [9]   - JSAGU
# ALL-NEXT:        [10]  - JSTC
# ALL-NEXT:        [11]  - JVALU0
# ALL-NEXT:        [12]  - JVALU1
# ALL-NEXT:        [13]  - JVIMUL

# ALL:             Resource pressure per iteration:
# ALL-NEXT:        [0]    [1]    [2]    [3]    [4]    [5]    [6]    [7]    [8]    [9]    [10]   [11]   [12]   [13]
# ALL-NEXT:        0.50   0.50    -      -      -      -      -      -      -      -      -      -      -      -

# ALL:             Resource pressure by instruction:
# ALL-NEXT:        [0]    [1]    [2]    [3]    [4]    [5]    [6]    [7]    [8]    [9]    [10]   [11]   [12]   [13]   Instructions:
# ALL-NEXT:        0.50   0.50    -      -      -      -      -      -      -      -      -      -      -      -     addl	%eax, %eax