1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
| ; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -instcombine -S < %s | FileCheck %s
define i32 @cttz_abs(i32 %x) {
; CHECK-LABEL: @cttz_abs(
; CHECK-NEXT: [[R:%.*]] = tail call i32 @llvm.cttz.i32(i32 [[X:%.*]], i1 true), !range !0
; CHECK-NEXT: ret i32 [[R]]
;
%c = icmp slt i32 %x, 0
%s = sub i32 0, %x
%d = select i1 %c, i32 %s, i32 %x
%r = tail call i32 @llvm.cttz.i32(i32 %d, i1 true)
ret i32 %r
}
define <2 x i64> @cttz_abs_vec(<2 x i64> %x) {
; CHECK-LABEL: @cttz_abs_vec(
; CHECK-NEXT: [[R:%.*]] = call <2 x i64> @llvm.cttz.v2i64(<2 x i64> [[X:%.*]], i1 false)
; CHECK-NEXT: ret <2 x i64> [[R]]
;
%c = icmp slt <2 x i64> %x, zeroinitializer
%s = sub <2 x i64> zeroinitializer, %x
%d = select <2 x i1> %c, <2 x i64> %s, <2 x i64> %x
%r = tail call <2 x i64> @llvm.cttz.v2i64(<2 x i64> %d)
ret <2 x i64> %r
}
define i32 @cttz_abs2(i32 %x) {
; CHECK-LABEL: @cttz_abs2(
; CHECK-NEXT: [[C:%.*]] = icmp sgt i32 [[X:%.*]], 0
; CHECK-NEXT: call void @use_cond(i1 [[C]])
; CHECK-NEXT: [[R:%.*]] = tail call i32 @llvm.cttz.i32(i32 [[X]], i1 true), !range !0
; CHECK-NEXT: ret i32 [[R]]
;
%c = icmp sgt i32 %x, 0
call void @use_cond(i1 %c)
%s = sub i32 0, %x
%d = select i1 %c, i32 %x, i32 %s
%r = tail call i32 @llvm.cttz.i32(i32 %d, i1 true)
ret i32 %r
}
define i32 @cttz_abs3(i32 %x) {
; CHECK-LABEL: @cttz_abs3(
; CHECK-NEXT: [[C:%.*]] = icmp sgt i32 [[X:%.*]], -1
; CHECK-NEXT: call void @use_cond(i1 [[C]])
; CHECK-NEXT: [[R:%.*]] = tail call i32 @llvm.cttz.i32(i32 [[X]], i1 true), !range !0
; CHECK-NEXT: ret i32 [[R]]
;
%c = icmp sgt i32 %x, -1
call void @use_cond(i1 %c)
%s = sub i32 0, %x
%d = select i1 %c, i32 %x, i32 %s
%r = tail call i32 @llvm.cttz.i32(i32 %d, i1 true)
ret i32 %r
}
define i32 @cttz_abs4(i32 %x) {
; CHECK-LABEL: @cttz_abs4(
; CHECK-NEXT: [[R:%.*]] = tail call i32 @llvm.cttz.i32(i32 [[X:%.*]], i1 true), !range !0
; CHECK-NEXT: ret i32 [[R]]
;
%c = icmp slt i32 %x, 1
%s = sub i32 0, %x
%d = select i1 %c, i32 %s, i32 %x
%r = tail call i32 @llvm.cttz.i32(i32 %d, i1 true)
ret i32 %r
}
define i32 @cttz_nabs(i32 %x) {
; CHECK-LABEL: @cttz_nabs(
; CHECK-NEXT: [[R:%.*]] = tail call i32 @llvm.cttz.i32(i32 [[X:%.*]], i1 false), !range !0
; CHECK-NEXT: ret i32 [[R]]
;
%c = icmp slt i32 %x, 0
%s = sub i32 0, %x
%d = select i1 %c, i32 %x, i32 %s
%r = tail call i32 @llvm.cttz.i32(i32 %d, i1 false)
ret i32 %r
}
define <2 x i64> @cttz_nabs_vec(<2 x i64> %x) {
; CHECK-LABEL: @cttz_nabs_vec(
; CHECK-NEXT: [[R:%.*]] = call <2 x i64> @llvm.cttz.v2i64(<2 x i64> [[X:%.*]], i1 false)
; CHECK-NEXT: ret <2 x i64> [[R]]
;
%c = icmp slt <2 x i64> %x, zeroinitializer
%s = sub <2 x i64> zeroinitializer, %x
%d = select <2 x i1> %c, <2 x i64> %x, <2 x i64> %s
%r = tail call <2 x i64> @llvm.cttz.v2i64(<2 x i64> %d)
ret <2 x i64> %r
}
define i64 @cttz_abs_64(i64 %x) {
; CHECK-LABEL: @cttz_abs_64(
; CHECK-NEXT: [[R:%.*]] = call i64 @llvm.cttz.i64(i64 [[X:%.*]], i1 false), !range !1
; CHECK-NEXT: ret i64 [[R]]
;
%c = icmp slt i64 %x, 0
%s = sub i64 0, %x
%d = select i1 %c, i64 %s, i64 %x
%r = tail call i64 @llvm.cttz.i64(i64 %d)
ret i64 %r
}
define i32 @cttz_abs_multiuse(i32 %x) {
; CHECK-LABEL: @cttz_abs_multiuse(
; CHECK-NEXT: [[C:%.*]] = icmp slt i32 [[X:%.*]], 0
; CHECK-NEXT: [[S:%.*]] = sub i32 0, [[X]]
; CHECK-NEXT: [[D:%.*]] = select i1 [[C]], i32 [[S]], i32 [[X]]
; CHECK-NEXT: call void @use_abs(i32 [[D]])
; CHECK-NEXT: [[R:%.*]] = tail call i32 @llvm.cttz.i32(i32 [[X]], i1 true), !range !0
; CHECK-NEXT: ret i32 [[R]]
;
%c = icmp slt i32 %x, 1
%s = sub i32 0, %x
%d = select i1 %c, i32 %s, i32 %x
call void @use_abs(i32 %d)
%r = tail call i32 @llvm.cttz.i32(i32 %d, i1 true)
ret i32 %r
}
define i32 @cttz_nabs_multiuse(i32 %x) {
; CHECK-LABEL: @cttz_nabs_multiuse(
; CHECK-NEXT: [[C:%.*]] = icmp slt i32 [[X:%.*]], 0
; CHECK-NEXT: [[S:%.*]] = sub i32 0, [[X]]
; CHECK-NEXT: [[D:%.*]] = select i1 [[C]], i32 [[X]], i32 [[S]]
; CHECK-NEXT: call void @use_abs(i32 [[D]])
; CHECK-NEXT: [[R:%.*]] = tail call i32 @llvm.cttz.i32(i32 [[X]], i1 true), !range !0
; CHECK-NEXT: ret i32 [[R]]
;
%c = icmp slt i32 %x, 1
%s = sub i32 0, %x
%d = select i1 %c, i32 %x, i32 %s
call void @use_abs(i32 %d)
%r = tail call i32 @llvm.cttz.i32(i32 %d, i1 true)
ret i32 %r
}
; Negative tests
define i32 @no_cttz_abs(i32 %x) {
; CHECK-LABEL: @no_cttz_abs(
; CHECK-NEXT: [[C:%.*]] = icmp slt i32 [[X:%.*]], 2
; CHECK-NEXT: [[S:%.*]] = sub i32 0, [[X]]
; CHECK-NEXT: [[D:%.*]] = select i1 [[C]], i32 [[S]], i32 [[X]]
; CHECK-NEXT: [[R:%.*]] = tail call i32 @llvm.cttz.i32(i32 [[D]], i1 true), !range !0
; CHECK-NEXT: ret i32 [[R]]
;
%c = icmp slt i32 %x, 2
%s = sub i32 0, %x
%d = select i1 %c, i32 %s, i32 %x
%r = tail call i32 @llvm.cttz.i32(i32 %d, i1 true)
ret i32 %r
}
define i32 @no_cttz_abs2(i32 %x) {
; CHECK-LABEL: @no_cttz_abs2(
; CHECK-NEXT: [[C:%.*]] = icmp slt i32 [[X:%.*]], 0
; CHECK-NEXT: [[S:%.*]] = sub i32 1, [[X]]
; CHECK-NEXT: [[D:%.*]] = select i1 [[C]], i32 [[S]], i32 [[X]]
; CHECK-NEXT: [[R:%.*]] = tail call i32 @llvm.cttz.i32(i32 [[D]], i1 true), !range !0
; CHECK-NEXT: ret i32 [[R]]
;
%c = icmp slt i32 %x, 0
%s = sub i32 1, %x
%d = select i1 %c, i32 %s, i32 %x
%r = tail call i32 @llvm.cttz.i32(i32 %d, i1 true)
ret i32 %r
}
define i32 @no_cttz_abs3(i32 %x) {
; CHECK-LABEL: @no_cttz_abs3(
; CHECK-NEXT: [[C:%.*]] = icmp sgt i32 [[X:%.*]], -2
; CHECK-NEXT: call void @use_cond(i1 [[C]])
; CHECK-NEXT: [[S:%.*]] = sub i32 0, [[X]]
; CHECK-NEXT: [[D:%.*]] = select i1 [[C]], i32 [[X]], i32 [[S]]
; CHECK-NEXT: [[R:%.*]] = tail call i32 @llvm.cttz.i32(i32 [[D]], i1 true), !range !0
; CHECK-NEXT: ret i32 [[R]]
;
%c = icmp sgt i32 %x, -2
call void @use_cond(i1 %c)
%s = sub i32 0, %x
%d = select i1 %c, i32 %x, i32 %s
%r = tail call i32 @llvm.cttz.i32(i32 %d, i1 true)
ret i32 %r
}
define <2 x i64> @no_cttz_abs_vec(<2 x i64> %x) {
; CHECK-LABEL: @no_cttz_abs_vec(
; CHECK-NEXT: [[C:%.*]] = icmp slt <2 x i64> [[X:%.*]], <i64 2, i64 1>
; CHECK-NEXT: [[S:%.*]] = sub <2 x i64> <i64 1, i64 0>, [[X]]
; CHECK-NEXT: [[D:%.*]] = select <2 x i1> [[C]], <2 x i64> [[S]], <2 x i64> [[X]]
; CHECK-NEXT: [[R:%.*]] = call <2 x i64> @llvm.cttz.v2i64(<2 x i64> [[D]], i1 false)
; CHECK-NEXT: ret <2 x i64> [[R]]
;
%c = icmp slt <2 x i64> %x, <i64 2, i64 1>
%s = sub <2 x i64> <i64 1, i64 0>, %x
%d = select <2 x i1> %c, <2 x i64> %s, <2 x i64> %x
%r = tail call <2 x i64> @llvm.cttz.v2i64(<2 x i64> %d)
ret <2 x i64> %r
}
define <2 x i64> @no_cttz_nabs_vec(<2 x i64> %x) {
; CHECK-LABEL: @no_cttz_nabs_vec(
; CHECK-NEXT: [[C:%.*]] = icmp slt <2 x i64> [[X:%.*]], <i64 2, i64 1>
; CHECK-NEXT: [[S:%.*]] = sub <2 x i64> <i64 1, i64 0>, [[X]]
; CHECK-NEXT: [[D:%.*]] = select <2 x i1> [[C]], <2 x i64> [[X]], <2 x i64> [[S]]
; CHECK-NEXT: [[R:%.*]] = call <2 x i64> @llvm.cttz.v2i64(<2 x i64> [[D]], i1 false)
; CHECK-NEXT: ret <2 x i64> [[R]]
;
%c = icmp slt <2 x i64> %x, <i64 2, i64 1>
%s = sub <2 x i64> <i64 1, i64 0>, %x
%d = select <2 x i1> %c, <2 x i64> %x, <2 x i64> %s
%r = tail call <2 x i64> @llvm.cttz.v2i64(<2 x i64> %d)
ret <2 x i64> %r
}
declare void @use_cond(i1)
declare void @use_abs(i32)
declare i32 @llvm.cttz.i32(i32, i1)
declare i64 @llvm.cttz.i64(i64)
declare <2 x i64> @llvm.cttz.v2i64(<2 x i64>)
|