1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
| # RUN: llvm-mc -triple hexagon -disassemble < %s | FileCheck %s
# Hexagon Programmer's Reference Manual 11.1.1 ALU32/ALU
# Add
0xf1 0xc3 0x15 0xb0
# CHECK: r17 = add(r21,#31)
0x11 0xdf 0x15 0xf3
# CHECK: r17 = add(r21,r31)
0x11 0xdf 0x55 0xf6
# CHECK: r17 = add(r21,r31):sat
# And
0xf1 0xc3 0x15 0x76
# CHECK: r17 = and(r21,#31)
0xf1 0xc3 0x95 0x76
# CHECK: r17 = or(r21,#31)
0x11 0xdf 0x15 0xf1
# CHECK: r17 = and(r21,r31)
0x11 0xdf 0x35 0xf1
# CHECK: r17 = or(r21,r31)
0x11 0xdf 0x75 0xf1
# CHECK: r17 = xor(r21,r31)
0x11 0xd5 0x9f 0xf1
# CHECK: r17 = and(r21,~r31)
0x11 0xd5 0xbf 0xf1
# CHECK: r17 = or(r21,~r31)
# Nop
0x00 0xc0 0x00 0x7f
# CHECK: nop
# Subtract
0xb1 0xc2 0x5f 0x76
# CHECK: r17 = sub(#21,r31)
0x11 0xdf 0x35 0xf3
# CHECK: r17 = sub(r31,r21)
0x11 0xdf 0xd5 0xf6
# CHECK: r17 = sub(r31,r21):sat
# Sign extend
0x11 0xc0 0xbf 0x70
# CHECK: r17 = sxtb(r31)
# Transfer immediate
0x15 0xc0 0x31 0x72
# CHECK: r17.h = #21
0x15 0xc0 0x31 0x71
# CHECK: r17.l = #21
0xf1 0xff 0x5f 0x78
# CHECK: r17 = #32767
0xf1 0xff 0xdf 0x78
# CHECK: r17 = #-1
# Transfer register
0x11 0xc0 0x75 0x70
# CHECK: r17 = r21
# Vector add halfwords
0x11 0xdf 0x15 0xf6
# CHECK: r17 = vaddh(r21,r31)
0x11 0xdf 0x35 0xf6
# CHECK: r17 = vaddh(r21,r31):sat
0x11 0xdf 0x75 0xf6
# CHECK: r17 = vadduh(r21,r31):sat
# Vector average halfwords
0x11 0xdf 0x15 0xf7
# CHECK: r17 = vavgh(r21,r31)
0x11 0xdf 0x35 0xf7
# CHECK: r17 = vavgh(r21,r31):rnd
0x11 0xdf 0x75 0xf7
# CHECK: r17 = vnavgh(r31,r21)
# Vector subtract halfwords
0x11 0xdf 0x95 0xf6
# CHECK: r17 = vsubh(r31,r21)
0x11 0xdf 0xb5 0xf6
# CHECK: r17 = vsubh(r31,r21):sat
0x11 0xdf 0xf5 0xf6
# CHECK: r17 = vsubuh(r31,r21):sat
# Zero extend
0x11 0xc0 0xd5 0x70
# CHECK: r17 = zxth(r21)
|