1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
| #RUN: llvm-mc -triple aarch64-none-linux-gnu -mattr=+v8.4a --disassemble < %s | FileCheck %s
#RUN: llvm-mc -triple aarch64-none-linux-gnu -mattr=-v8.4a --disassemble < %s | FileCheck %s --check-prefix=CHECK-NOV84
[0x20,0xa5,0x18,0xd5]
[0x00,0xa5,0x18,0xd5]
[0x00,0xa5,0x1c,0xd5]
[0x00,0xa5,0x1e,0xd5]
[0x00,0xa5,0x1d,0xd5]
[0x00,0xa4,0x1c,0xd5]
[0x20,0xa4,0x1c,0xd5]
[0x00,0xa6,0x1c,0xd5]
[0x20,0xa6,0x1c,0xd5]
[0x40,0xa6,0x1c,0xd5]
[0x60,0xa6,0x1c,0xd5]
[0x80,0xa6,0x1c,0xd5]
[0xa0,0xa6,0x1c,0xd5]
[0xc0,0xa6,0x1c,0xd5]
[0xe0,0xa6,0x1c,0xd5]
[0x20,0xa5,0x38,0xd5]
[0x00,0xa5,0x38,0xd5]
[0x00,0xa5,0x3c,0xd5]
[0x00,0xa5,0x3e,0xd5]
[0x00,0xa5,0x3d,0xd5]
[0x00,0xa4,0x3c,0xd5]
[0x20,0xa4,0x3c,0xd5]
[0x00,0xa6,0x3c,0xd5]
[0x20,0xa6,0x3c,0xd5]
[0x40,0xa6,0x3c,0xd5]
[0x60,0xa6,0x3c,0xd5]
[0x80,0xa6,0x3c,0xd5]
[0xa0,0xa6,0x3c,0xd5]
[0xc0,0xa6,0x3c,0xd5]
[0xe0,0xa6,0x3c,0xd5]
[0x80,0xa4,0x38,0xd5]
#CHECK: msr MPAM0_EL1, x0
#CHECK: msr MPAM1_EL1, x0
#CHECK: msr MPAM2_EL2, x0
#CHECK: msr MPAM3_EL3, x0
#CHECK: msr MPAM1_EL12, x0
#CHECK: msr MPAMHCR_EL2, x0
#CHECK: msr MPAMVPMV_EL2, x0
#CHECK: msr MPAMVPM0_EL2, x0
#CHECK: msr MPAMVPM1_EL2, x0
#CHECK: msr MPAMVPM2_EL2, x0
#CHECK: msr MPAMVPM3_EL2, x0
#CHECK: msr MPAMVPM4_EL2, x0
#CHECK: msr MPAMVPM5_EL2, x0
#CHECK: msr MPAMVPM6_EL2, x0
#CHECK: msr MPAMVPM7_EL2, x0
#CHECK: mrs x0, MPAM0_EL1
#CHECK: mrs x0, MPAM1_EL1
#CHECK: mrs x0, MPAM2_EL2
#CHECK: mrs x0, MPAM3_EL3
#CHECK: mrs x0, MPAM1_EL12
#CHECK: mrs x0, MPAMHCR_EL2
#CHECK: mrs x0, MPAMVPMV_EL2
#CHECK: mrs x0, MPAMVPM0_EL2
#CHECK: mrs x0, MPAMVPM1_EL2
#CHECK: mrs x0, MPAMVPM2_EL2
#CHECK: mrs x0, MPAMVPM3_EL2
#CHECK: mrs x0, MPAMVPM4_EL2
#CHECK: mrs x0, MPAMVPM5_EL2
#CHECK: mrs x0, MPAMVPM6_EL2
#CHECK: mrs x0, MPAMVPM7_EL2
#CHECK: mrs x0, MPAMIDR_EL1
#CHECK-NOV84: msr S3_0_C10_C5_1, x0
#CHECK-NOV84: msr S3_0_C10_C5_0, x0
#CHECK-NOV84: msr S3_4_C10_C5_0, x0
#CHECK-NOV84: msr S3_6_C10_C5_0, x0
#CHECK-NOV84: msr S3_5_C10_C5_0, x0
#CHECK-NOV84: msr S3_4_C10_C4_0, x0
#CHECK-NOV84: msr S3_4_C10_C4_1, x0
#CHECK-NOV84: msr S3_4_C10_C6_0, x0
#CHECK-NOV84: msr S3_4_C10_C6_1, x0
#CHECK-NOV84: msr S3_4_C10_C6_2, x0
#CHECK-NOV84: msr S3_4_C10_C6_3, x0
#CHECK-NOV84: msr S3_4_C10_C6_4, x0
#CHECK-NOV84: msr S3_4_C10_C6_5, x0
#CHECK-NOV84: msr S3_4_C10_C6_6, x0
#CHECK-NOV84: msr S3_4_C10_C6_7, x0
#CHECK-NOV84: mrs x0, S3_0_C10_C5_1
#CHECK-NOV84: mrs x0, S3_0_C10_C5_0
#CHECK-NOV84: mrs x0, S3_4_C10_C5_0
#CHECK-NOV84: mrs x0, S3_6_C10_C5_0
#CHECK-NOV84: mrs x0, S3_5_C10_C5_0
#CHECK-NOV84: mrs x0, S3_4_C10_C4_0
#CHECK-NOV84: mrs x0, S3_4_C10_C4_1
#CHECK-NOV84: mrs x0, S3_4_C10_C6_0
#CHECK-NOV84: mrs x0, S3_4_C10_C6_1
#CHECK-NOV84: mrs x0, S3_4_C10_C6_2
#CHECK-NOV84: mrs x0, S3_4_C10_C6_3
#CHECK-NOV84: mrs x0, S3_4_C10_C6_4
#CHECK-NOV84: mrs x0, S3_4_C10_C6_5
#CHECK-NOV84: mrs x0, S3_4_C10_C6_6
#CHECK-NOV84: mrs x0, S3_4_C10_C6_7
#CHECK-NOV84: mrs x0, S3_0_C10_C4_4
|