reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
    1
    2
    3
    4
    5
    6
    7
    8
    9
   10
   11
   12
   13
   14
   15
   16
   17
   18
   19
   20
   21
   22
   23
   24
   25
   26
   27
   28
   29
   30
   31
   32
   33
   34
   35
   36
   37
   38
   39
   40
   41
   42
@ RUN: not llvm-mc -triple thumbv8 -mattr=+neon,+crypto -show-encoding < %s 2>&1 | FileCheck %s

iteee lo
aesdlo.8  q0, q1
@ CHECK: error: instruction 'aesd' is not predicable, but condition code specified
aesimchs.8  q0, q1
@ CHECK: error: instruction 'aesimc' is not predicable, but condition code specified
aesmchs.8  q0, q1
@ CHECK: error: instruction 'aesmc' is not predicable, but condition code specified
aesehs.8 q0, q1
@ CHECK: error: instruction 'aese' is not predicable, but condition code specified

itee hs
sha1hhs.32  q0, q1
@ CHECK: error: instruction 'sha1h' is not predicable, but condition code specified
sha1su1lo.32  q0, q1
@ CHECK: error: instruction 'sha1su1' is not predicable, but condition code specified
sha256su0lo.32  q0, q1
@ CHECK: error: instruction 'sha256su0' is not predicable, but condition code specified

iteee lo
sha1clo.32  s0, d1, q2
@ CHECK: error: instruction 'sha1c' is not predicable, but condition code specified
sha1mhs.32  q0, s1, q2
@ CHECK: error: instruction 'sha1m' is not predicable, but condition code specified
sha1phs.32  s0, q1, q2
@ CHECK: error: instruction 'sha1p' is not predicable, but condition code specified
sha1su0hs.32  d0, q1, q2
@ CHECK: error: instruction 'sha1su0' is not predicable, but condition code specified
itee hs
sha256hhs.32  q0, s1, q2
@ CHECK: error: instruction 'sha256h' is not predicable, but condition code specified
sha256h2lo.32  q0, q1, s2
@ CHECK: error: instruction 'sha256h2' is not predicable, but condition code specified
sha256su1lo.32  s0, d1, q2
@ CHECK: error: instruction 'sha256su1' is not predicable, but condition code specified

ite lo
vmulllo.p64 q0, s1, s3
@ CHECK: error: instruction 'vmull' is not predicable, but condition code specified
vmullhs.p64 q0, d16, d17
@ CHECK: error: instruction 'vmull' is not predicable, but condition code specified