reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

    1
    2
    3
    4
    5
    6
    7
    8
    9
   10
   11
   12
   13
   14
   15
   16
   17
   18
   19
   20
   21
   22
   23
   24
   25
   26
   27
   28
   29
   30
   31
   32
   33
   34
   35
   36
   37
   38
   39
   40
   41
   42
   43
   44
   45
   46
   47
   48
   49
   50
   51
   52
   53
   54
   55
   56
   57
   58
   59
   60
   61
   62
   63
   64
   65
   66

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -disable-peephole -mtriple=x86_64-unknown -mattr=+sse2,+pclmul | FileCheck %s --check-prefix=SSE
; RUN: llc < %s -disable-peephole -mtriple=x86_64-unknown -mattr=+avx2,+pclmul | FileCheck %s --check-prefix=AVX
; RUN: llc < %s -disable-peephole -mtriple=x86_64-unknown -mattr=+avx512vl,+vpclmulqdq | FileCheck %s --check-prefix=AVX

declare <2 x i64> @llvm.x86.pclmulqdq(<2 x i64>, <2 x i64>, i8) nounwind readnone

define <2 x i64> @commute_lq_lq(<2 x i64>* %a0, <2 x i64> %a1) #0 {
; SSE-LABEL: commute_lq_lq:
; SSE:       # %bb.0:
; SSE-NEXT:    pclmulqdq $0, (%rdi), %xmm0
; SSE-NEXT:    retq
;
; AVX-LABEL: commute_lq_lq:
; AVX:       # %bb.0:
; AVX-NEXT:    vpclmulqdq $0, (%rdi), %xmm0, %xmm0
; AVX-NEXT:    retq
  %1 = load <2 x i64>, <2 x i64>* %a0
  %2 = call <2 x i64> @llvm.x86.pclmulqdq(<2 x i64> %1, <2 x i64> %a1, i8 0)
  ret <2 x i64> %2
}

define <2 x i64> @commute_lq_hq(<2 x i64>* %a0, <2 x i64> %a1) #0 {
; SSE-LABEL: commute_lq_hq:
; SSE:       # %bb.0:
; SSE-NEXT:    pclmulqdq $1, (%rdi), %xmm0
; SSE-NEXT:    retq
;
; AVX-LABEL: commute_lq_hq:
; AVX:       # %bb.0:
; AVX-NEXT:    vpclmulqdq $1, (%rdi), %xmm0, %xmm0
; AVX-NEXT:    retq
  %1 = load <2 x i64>, <2 x i64>* %a0
  %2 = call <2 x i64> @llvm.x86.pclmulqdq(<2 x i64> %1, <2 x i64> %a1, i8 16)
  ret <2 x i64> %2
}

define <2 x i64> @commute_hq_lq(<2 x i64>* %a0, <2 x i64> %a1) #0 {
; SSE-LABEL: commute_hq_lq:
; SSE:       # %bb.0:
; SSE-NEXT:    pclmulqdq $16, (%rdi), %xmm0
; SSE-NEXT:    retq
;
; AVX-LABEL: commute_hq_lq:
; AVX:       # %bb.0:
; AVX-NEXT:    vpclmulqdq $16, (%rdi), %xmm0, %xmm0
; AVX-NEXT:    retq
  %1 = load <2 x i64>, <2 x i64>* %a0
  %2 = call <2 x i64> @llvm.x86.pclmulqdq(<2 x i64> %1, <2 x i64> %a1, i8 1)
  ret <2 x i64> %2
}

define <2 x i64> @commute_hq_hq(<2 x i64>* %a0, <2 x i64> %a1) #0 {
; SSE-LABEL: commute_hq_hq:
; SSE:       # %bb.0:
; SSE-NEXT:    pclmulqdq $17, (%rdi), %xmm0
; SSE-NEXT:    retq
;
; AVX-LABEL: commute_hq_hq:
; AVX:       # %bb.0:
; AVX-NEXT:    vpclmulqdq $17, (%rdi), %xmm0, %xmm0
; AVX-NEXT:    retq
  %1 = load <2 x i64>, <2 x i64>* %a0
  %2 = call <2 x i64> @llvm.x86.pclmulqdq(<2 x i64> %1, <2 x i64> %a1, i8 17)
  ret <2 x i64> %2
}