reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
    1
    2
    3
    4
    5
    6
    7
    8
    9
   10
   11
   12
   13
   14
   15
   16
   17
   18
   19
   20
   21
   22
   23
   24
   25
   26
   27
   28
   29
   30
   31
   32
   33
   34
   35
   36
   37
   38
   39
   40
   41
   42
   43
   44
   45
   46
   47
   48
   49
   50
   51
   52
   53
   54
   55
   56
   57
   58
   59
   60
   61
   62
   63
   64
   65
   66
   67
   68
   69
   70
   71
   72
   73
   74
   75
   76
   77
   78
   79
   80
   81
   82
   83
   84
   85
   86
   87
   88
   89
   90
   91
   92
   93
   94
   95
   96
   97
   98
   99
  100
  101
  102
  103
  104
  105
  106
  107
  108
  109
  110
  111
  112
  113
  114
  115
  116
  117
  118
  119
  120
  121
  122
  123
  124
  125
  126
  127
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=x86_64-apple-darwin -mcpu=knl | FileCheck %s

define <4 x float> @select_mask_add_ss(<4 x float> %w, i8 zeroext %u, <4 x float> %a, <4 x float> %b) {
; CHECK-LABEL: select_mask_add_ss:
; CHECK:       ## %bb.0: ## %entry
; CHECK-NEXT:    kmovw %edi, %k1
; CHECK-NEXT:    vaddss %xmm2, %xmm1, %xmm0 {%k1}
; CHECK-NEXT:    retq
entry:
  %0 = extractelement <4 x float> %b, i32 0
  %1 = extractelement <4 x float> %a, i32 0
  %2 = fadd float %1, %0
  %3 = and i8 %u, 1
  %4 = icmp eq i8 %3, 0
  %5 = extractelement <4 x float> %w, i32 0
  %6 = select i1 %4, float %5, float %2
  %7 = insertelement <4 x float> %a, float %6, i32 0
  ret <4 x float> %7
}

define <4 x float> @select_maskz_add_ss(i8 zeroext %u, <4 x float> %a, <4 x float> %b) {
; CHECK-LABEL: select_maskz_add_ss:
; CHECK:       ## %bb.0: ## %entry
; CHECK-NEXT:    kmovw %edi, %k1
; CHECK-NEXT:    vaddss %xmm1, %xmm0, %xmm0 {%k1} {z}
; CHECK-NEXT:    retq
entry:
  %0 = extractelement <4 x float> %b, i32 0
  %1 = extractelement <4 x float> %a, i32 0
  %2 = fadd float %1, %0
  %3 = and i8 %u, 1
  %4 = icmp eq i8 %3, 0
  %5 = select i1 %4, float 0.000000e+00, float %2
  %6 = insertelement <4 x float> %a, float %5, i32 0
  ret <4 x float> %6
}

define <4 x float> @select_mask_sub_ss(<4 x float> %w, i8 zeroext %u, <4 x float> %a, <4 x float> %b) {
; CHECK-LABEL: select_mask_sub_ss:
; CHECK:       ## %bb.0: ## %entry
; CHECK-NEXT:    kmovw %edi, %k1
; CHECK-NEXT:    vsubss %xmm2, %xmm1, %xmm0 {%k1}
; CHECK-NEXT:    retq
entry:
  %0 = extractelement <4 x float> %b, i32 0
  %1 = extractelement <4 x float> %a, i32 0
  %2 = fsub float %1, %0
  %3 = and i8 %u, 1
  %4 = icmp eq i8 %3, 0
  %5 = extractelement <4 x float> %w, i32 0
  %6 = select i1 %4, float %5, float %2
  %7 = insertelement <4 x float> %a, float %6, i32 0
  ret <4 x float> %7
}

define <4 x float> @select_maskz_sub_ss(i8 zeroext %u, <4 x float> %a, <4 x float> %b) {
; CHECK-LABEL: select_maskz_sub_ss:
; CHECK:       ## %bb.0: ## %entry
; CHECK-NEXT:    kmovw %edi, %k1
; CHECK-NEXT:    vsubss %xmm1, %xmm0, %xmm0 {%k1} {z}
; CHECK-NEXT:    retq
entry:
  %0 = extractelement <4 x float> %b, i32 0
  %1 = extractelement <4 x float> %a, i32 0
  %2 = fsub float %1, %0
  %3 = and i8 %u, 1
  %4 = icmp eq i8 %3, 0
  %5 = select i1 %4, float 0.000000e+00, float %2
  %6 = insertelement <4 x float> %a, float %5, i32 0
  ret <4 x float> %6
}

define <4 x float> @select_mask_mul_ss(<4 x float> %w, i8 zeroext %u, <4 x float> %a, <4 x float> %b) {
; CHECK-LABEL: select_mask_mul_ss:
; CHECK:       ## %bb.0: ## %entry
; CHECK-NEXT:    kmovw %edi, %k1
; CHECK-NEXT:    vmulss %xmm2, %xmm1, %xmm0 {%k1}
; CHECK-NEXT:    retq
entry:
  %0 = extractelement <4 x float> %b, i32 0
  %1 = extractelement <4 x float> %a, i32 0
  %2 = fmul float %1, %0
  %3 = and i8 %u, 1
  %4 = icmp eq i8 %3, 0
  %5 = extractelement <4 x float> %w, i32 0
  %6 = select i1 %4, float %5, float %2
  %7 = insertelement <4 x float> %a, float %6, i32 0
  ret <4 x float> %7
}

define <4 x float> @select_maskz_mul_ss(i8 zeroext %u, <4 x float> %a, <4 x float> %b) {
; CHECK-LABEL: select_maskz_mul_ss:
; CHECK:       ## %bb.0: ## %entry
; CHECK-NEXT:    kmovw %edi, %k1
; CHECK-NEXT:    vmulss %xmm1, %xmm0, %xmm0 {%k1} {z}
; CHECK-NEXT:    retq
entry:
  %0 = extractelement <4 x float> %b, i32 0
  %1 = extractelement <4 x float> %a, i32 0
  %2 = fmul float %1, %0
  %3 = and i8 %u, 1
  %4 = icmp eq i8 %3, 0
  %5 = select i1 %4, float 0.000000e+00, float %2
  %6 = insertelement <4 x float> %a, float %5, i32 0
  ret <4 x float> %6
}

; Make sure we don't crash trying to truncate the and instruction i4->i8. We need to extend instead.
define <4 x float> @select_mask_add_ss_small_mask_type(<4 x float> %w, i4 %u, <4 x float> %a, <4 x float> %b) {
; CHECK-LABEL: select_mask_add_ss_small_mask_type:
; CHECK:       ## %bb.0: ## %entry
; CHECK-NEXT:    kmovw %edi, %k1
; CHECK-NEXT:    vaddss %xmm2, %xmm1, %xmm0 {%k1}
; CHECK-NEXT:    retq
entry:
  %0 = extractelement <4 x float> %b, i32 0
  %1 = extractelement <4 x float> %a, i32 0
  %2 = fadd float %1, %0
  %3 = and i4 %u, 1
  %4 = icmp eq i4 %3, 0
  %5 = extractelement <4 x float> %w, i32 0
  %6 = select i1 %4, float %5, float %2
  %7 = insertelement <4 x float> %a, float %6, i32 0
  ret <4 x float> %7
}