1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
| # NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=x86_64-linux-gnu -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s --check-prefix=ALL
--- |
define <64 x i8> @test_sub_v64i8(<64 x i8> %arg1, <64 x i8> %arg2) #0 {
%ret = sub <64 x i8> %arg1, %arg2
ret <64 x i8> %ret
}
define <32 x i16> @test_sub_v32i16(<32 x i16> %arg1, <32 x i16> %arg2) #0 {
%ret = sub <32 x i16> %arg1, %arg2
ret <32 x i16> %ret
}
define <16 x i32> @test_sub_v16i32(<16 x i32> %arg1, <16 x i32> %arg2) #1 {
%ret = sub <16 x i32> %arg1, %arg2
ret <16 x i32> %ret
}
define <8 x i64> @test_sub_v8i64(<8 x i64> %arg1, <8 x i64> %arg2) #1 {
%ret = sub <8 x i64> %arg1, %arg2
ret <8 x i64> %ret
}
attributes #0 = { "target-features"="+avx512f,+avx512bw" }
attributes #1 = { "target-features"="+avx512f" }
...
---
name: test_sub_v64i8
alignment: 16
legalized: true
regBankSelected: true
registers:
- { id: 0, class: vecr }
- { id: 1, class: vecr }
- { id: 2, class: vecr }
body: |
bb.1 (%ir-block.0):
liveins: $zmm0, $zmm1
; ALL-LABEL: name: test_sub_v64i8
; ALL: [[COPY:%[0-9]+]]:vr512 = COPY $zmm0
; ALL: [[COPY1:%[0-9]+]]:vr512 = COPY $zmm1
; ALL: [[VPSUBBZrr:%[0-9]+]]:vr512 = VPSUBBZrr [[COPY]], [[COPY1]]
; ALL: $zmm0 = COPY [[VPSUBBZrr]]
; ALL: RET 0, implicit $zmm0
%0(<64 x s8>) = COPY $zmm0
%1(<64 x s8>) = COPY $zmm1
%2(<64 x s8>) = G_SUB %0, %1
$zmm0 = COPY %2(<64 x s8>)
RET 0, implicit $zmm0
...
---
name: test_sub_v32i16
alignment: 16
legalized: true
regBankSelected: true
registers:
- { id: 0, class: vecr }
- { id: 1, class: vecr }
- { id: 2, class: vecr }
body: |
bb.1 (%ir-block.0):
liveins: $zmm0, $zmm1
; ALL-LABEL: name: test_sub_v32i16
; ALL: [[COPY:%[0-9]+]]:vr512 = COPY $zmm0
; ALL: [[COPY1:%[0-9]+]]:vr512 = COPY $zmm1
; ALL: [[VPSUBWZrr:%[0-9]+]]:vr512 = VPSUBWZrr [[COPY]], [[COPY1]]
; ALL: $zmm0 = COPY [[VPSUBWZrr]]
; ALL: RET 0, implicit $zmm0
%0(<32 x s16>) = COPY $zmm0
%1(<32 x s16>) = COPY $zmm1
%2(<32 x s16>) = G_SUB %0, %1
$zmm0 = COPY %2(<32 x s16>)
RET 0, implicit $zmm0
...
---
name: test_sub_v16i32
alignment: 16
legalized: true
regBankSelected: true
registers:
- { id: 0, class: vecr }
- { id: 1, class: vecr }
- { id: 2, class: vecr }
body: |
bb.1 (%ir-block.0):
liveins: $zmm0, $zmm1
; ALL-LABEL: name: test_sub_v16i32
; ALL: [[COPY:%[0-9]+]]:vr512 = COPY $zmm0
; ALL: [[COPY1:%[0-9]+]]:vr512 = COPY $zmm1
; ALL: [[VPSUBDZrr:%[0-9]+]]:vr512 = VPSUBDZrr [[COPY]], [[COPY1]]
; ALL: $zmm0 = COPY [[VPSUBDZrr]]
; ALL: RET 0, implicit $zmm0
%0(<16 x s32>) = COPY $zmm0
%1(<16 x s32>) = COPY $zmm1
%2(<16 x s32>) = G_SUB %0, %1
$zmm0 = COPY %2(<16 x s32>)
RET 0, implicit $zmm0
...
---
name: test_sub_v8i64
alignment: 16
legalized: true
regBankSelected: true
registers:
- { id: 0, class: vecr }
- { id: 1, class: vecr }
- { id: 2, class: vecr }
body: |
bb.1 (%ir-block.0):
liveins: $zmm0, $zmm1
; ALL-LABEL: name: test_sub_v8i64
; ALL: [[COPY:%[0-9]+]]:vr512 = COPY $zmm0
; ALL: [[COPY1:%[0-9]+]]:vr512 = COPY $zmm1
; ALL: [[VPSUBQZrr:%[0-9]+]]:vr512 = VPSUBQZrr [[COPY]], [[COPY1]]
; ALL: $zmm0 = COPY [[VPSUBQZrr]]
; ALL: RET 0, implicit $zmm0
%0(<8 x s64>) = COPY $zmm0
%1(<8 x s64>) = COPY $zmm1
%2(<8 x s64>) = G_SUB %0, %1
$zmm0 = COPY %2(<8 x s64>)
RET 0, implicit $zmm0
...
|