reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
    1
    2
    3
    4
    5
    6
    7
    8
    9
   10
   11
   12
   13
   14
   15
   16
   17
   18
   19
   20
   21
   22
   23
   24
   25
   26
   27
   28
   29
   30
   31
   32
   33
   34
   35
   36
   37
   38
   39
   40
   41
   42
   43
   44
   45
   46
   47
   48
   49
   50
   51
   52
   53
   54
   55
   56
   57
   58
   59
   60
   61
   62
   63
   64
   65
   66
   67
   68
   69
   70
   71
   72
   73
   74
   75
   76
   77
   78
   79
   80
   81
   82
   83
   84
   85
   86
   87
   88
   89
   90
   91
   92
   93
   94
   95
   96
   97
   98
   99
  100
  101
  102
  103
  104
  105
  106
  107
  108
  109
  110
  111
  112
  113
  114
  115
  116
  117
  118
  119
  120
  121
  122
  123
  124
  125
  126
  127
  128
  129
  130
  131
  132
  133
  134
  135
  136
  137
  138
  139
  140
  141
  142
  143
  144
# RUN: llc -mtriple=x86_64-linux-gnu -mattr=+avx                -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s --check-prefix=ALL --check-prefix=AVX
# RUN: llc -mtriple=x86_64-linux-gnu -mattr=+avx512f,+avx512vl  -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s --check-prefix=ALL --check-prefix=AVX512VL
--- |
  define void @test_insert_128_idx0() {
    ret void
  }

  define void @test_insert_128_idx0_undef() {
    ret void
  }

  define void @test_insert_128_idx1() {
    ret void
  }

  define void @test_insert_128_idx1_undef() {
    ret void
  }

...
---
name:            test_insert_128_idx0
# ALL-LABEL: name:  test_insert_128_idx0
alignment:       16
legalized:       true
regBankSelected: true
registers:
  - { id: 0, class: vecr }
  - { id: 1, class: vecr }
  - { id: 2, class: vecr }
# AVX:               %0:vr256 = COPY $ymm0
# AVX-NEXT:          %1:vr128 = COPY $xmm1
# AVX-NEXT:          %2:vr256 = VINSERTF128rr %0, %1, 0
# AVX-NEXT:          $ymm0 = COPY %2
# AVX-NEXT:          RET 0, implicit $ymm0
#
# AVX512VL:          %0:vr256x = COPY $ymm0
# AVX512VL-NEXT:     %1:vr128x = COPY $xmm1
# AVX512VL-NEXT:     %2:vr256x = VINSERTF32x4Z256rr %0, %1, 0
# AVX512VL-NEXT:     $ymm0 = COPY %2
# AVX512VL-NEXT:     RET 0, implicit $ymm0
body:             |
  bb.1 (%ir-block.0):
    liveins: $ymm0, $ymm1

    %0(<8 x s32>) = COPY $ymm0
    %1(<4 x s32>) = COPY $xmm1
    %2(<8 x s32>) = G_INSERT %0(<8 x s32>), %1(<4 x s32>), 0
    $ymm0 = COPY %2(<8 x s32>)
    RET 0, implicit $ymm0

...
---
name:            test_insert_128_idx0_undef
# ALL-LABEL: name:  test_insert_128_idx0_undef
alignment:       16
legalized:       true
regBankSelected: true
registers:
  - { id: 0, class: vecr }
  - { id: 1, class: vecr }
  - { id: 2, class: vecr }
# AVX:               %1:vr128 = COPY $xmm1
# AVX-NEXT:          undef %2.sub_xmm:vr256 = COPY %1
# AVX-NEXT:          $ymm0 = COPY %2
# AVX-NEXT:          RET 0, implicit $ymm0
#
# AVX512VL:          %1:vr128x = COPY $xmm1
# AVX512VL-NEXT:     undef %2.sub_xmm:vr256x = COPY %1
# AVX512VL-NEXT:     $ymm0 = COPY %2
# AVX512VL-NEXT:     RET 0, implicit $ymm0
body:             |
  bb.1 (%ir-block.0):
    liveins: $ymm0, $ymm1

    %0(<8 x s32>) = IMPLICIT_DEF
    %1(<4 x s32>) = COPY $xmm1
    %2(<8 x s32>) = G_INSERT %0(<8 x s32>), %1(<4 x s32>), 0
    $ymm0 = COPY %2(<8 x s32>)
    RET 0, implicit $ymm0

...
---
name:            test_insert_128_idx1
# ALL-LABEL: name:  test_insert_128_idx1
alignment:       16
legalized:       true
regBankSelected: true
registers:
  - { id: 0, class: vecr }
  - { id: 1, class: vecr }
  - { id: 2, class: vecr }
# AVX:               %0:vr256 = COPY $ymm0
# AVX-NEXT:          %1:vr128 = COPY $xmm1
# AVX-NEXT:          %2:vr256 = VINSERTF128rr %0, %1, 1
# AVX-NEXT:          $ymm0 = COPY %2
# AVX-NEXT:          RET 0, implicit $ymm0
#
# AVX512VL:          %0:vr256x = COPY $ymm0
# AVX512VL-NEXT:     %1:vr128x = COPY $xmm1
# AVX512VL-NEXT:     %2:vr256x = VINSERTF32x4Z256rr %0, %1, 1
# AVX512VL-NEXT:     $ymm0 = COPY %2
# AVX512VL-NEXT:     RET 0, implicit $ymm0
body:             |
  bb.1 (%ir-block.0):
    liveins: $ymm0, $ymm1

    %0(<8 x s32>) = COPY $ymm0
    %1(<4 x s32>) = COPY $xmm1
    %2(<8 x s32>) = G_INSERT %0(<8 x s32>), %1(<4 x s32>), 128
    $ymm0 = COPY %2(<8 x s32>)
    RET 0, implicit $ymm0
...
---
name:            test_insert_128_idx1_undef
# ALL-LABEL: name:  test_insert_128_idx1_undef
alignment:       16
legalized:       true
regBankSelected: true
registers:
  - { id: 0, class: vecr }
  - { id: 1, class: vecr }
  - { id: 2, class: vecr }
# AVX:               %0:vr256 = IMPLICIT_DEF
# AVX-NEXT:          %1:vr128 = COPY $xmm1
# AVX-NEXT:          %2:vr256 = VINSERTF128rr %0, %1, 1
# AVX-NEXT:          $ymm0 = COPY %2
# AVX-NEXT:          RET 0, implicit $ymm0
#
# AVX512VL:          %0:vr256x = IMPLICIT_DEF
# AVX512VL-NEXT:     %1:vr128x = COPY $xmm1
# AVX512VL-NEXT:     %2:vr256x = VINSERTF32x4Z256rr %0, %1, 1
# AVX512VL-NEXT:     $ymm0 = COPY %2
# AVX512VL-NEXT:     RET 0, implicit $ymm0
body:             |
  bb.1 (%ir-block.0):
    liveins: $ymm0, $ymm1

    %0(<8 x s32>) = IMPLICIT_DEF
    %1(<4 x s32>) = COPY $xmm1
    %2(<8 x s32>) = G_INSERT %0(<8 x s32>), %1(<4 x s32>), 128
    $ymm0 = COPY %2(<8 x s32>)
    RET 0, implicit $ymm0
...