1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
| ; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -relocation-model=pic < %s \
; RUN: | FileCheck -check-prefix=RV32-PIC %s
; RUN: llc -mtriple=riscv64 -relocation-model=pic < %s \
; RUN: | FileCheck -check-prefix=RV64-PIC %s
; RUN: llc -mtriple=riscv32 < %s | FileCheck -check-prefix=NOPIC %s
; RUN: llc -mtriple=riscv64 < %s | FileCheck -check-prefix=NOPIC %s
; Check that TLS symbols are lowered correctly based on the specified
; model.
@unspecified = thread_local global i32 42
@ld = thread_local(localdynamic) global i32 42
@ie = thread_local(initialexec) global i32 42
@le = thread_local(localexec) global i32 42
; No model specified
define i32* @f1() nounwind {
; RV32-PIC-LABEL: f1:
; RV32-PIC: # %bb.0: # %entry
; RV32-PIC-NEXT: addi sp, sp, -16
; RV32-PIC-NEXT: sw ra, 12(sp)
; RV32-PIC-NEXT: .LBB0_1: # %entry
; RV32-PIC-NEXT: # Label of block must be emitted
; RV32-PIC-NEXT: auipc a0, %tls_gd_pcrel_hi(unspecified)
; RV32-PIC-NEXT: addi a0, a0, %pcrel_lo(.LBB0_1)
; RV32-PIC-NEXT: call __tls_get_addr@plt
; RV32-PIC-NEXT: lw ra, 12(sp)
; RV32-PIC-NEXT: addi sp, sp, 16
; RV32-PIC-NEXT: ret
;
; RV64-PIC-LABEL: f1:
; RV64-PIC: # %bb.0: # %entry
; RV64-PIC-NEXT: addi sp, sp, -16
; RV64-PIC-NEXT: sd ra, 8(sp)
; RV64-PIC-NEXT: .LBB0_1: # %entry
; RV64-PIC-NEXT: # Label of block must be emitted
; RV64-PIC-NEXT: auipc a0, %tls_gd_pcrel_hi(unspecified)
; RV64-PIC-NEXT: addi a0, a0, %pcrel_lo(.LBB0_1)
; RV64-PIC-NEXT: call __tls_get_addr@plt
; RV64-PIC-NEXT: ld ra, 8(sp)
; RV64-PIC-NEXT: addi sp, sp, 16
; RV64-PIC-NEXT: ret
;
; NOPIC-LABEL: f1:
; NOPIC: # %bb.0: # %entry
; NOPIC-NEXT: lui a0, %tprel_hi(unspecified)
; NOPIC-NEXT: add a0, a0, tp, %tprel_add(unspecified)
; NOPIC-NEXT: addi a0, a0, %tprel_lo(unspecified)
; NOPIC-NEXT: ret
entry:
ret i32* @unspecified
}
; localdynamic specified
define i32* @f2() nounwind {
; RV32-PIC-LABEL: f2:
; RV32-PIC: # %bb.0: # %entry
; RV32-PIC-NEXT: addi sp, sp, -16
; RV32-PIC-NEXT: sw ra, 12(sp)
; RV32-PIC-NEXT: .LBB1_1: # %entry
; RV32-PIC-NEXT: # Label of block must be emitted
; RV32-PIC-NEXT: auipc a0, %tls_gd_pcrel_hi(ld)
; RV32-PIC-NEXT: addi a0, a0, %pcrel_lo(.LBB1_1)
; RV32-PIC-NEXT: call __tls_get_addr@plt
; RV32-PIC-NEXT: lw ra, 12(sp)
; RV32-PIC-NEXT: addi sp, sp, 16
; RV32-PIC-NEXT: ret
;
; RV64-PIC-LABEL: f2:
; RV64-PIC: # %bb.0: # %entry
; RV64-PIC-NEXT: addi sp, sp, -16
; RV64-PIC-NEXT: sd ra, 8(sp)
; RV64-PIC-NEXT: .LBB1_1: # %entry
; RV64-PIC-NEXT: # Label of block must be emitted
; RV64-PIC-NEXT: auipc a0, %tls_gd_pcrel_hi(ld)
; RV64-PIC-NEXT: addi a0, a0, %pcrel_lo(.LBB1_1)
; RV64-PIC-NEXT: call __tls_get_addr@plt
; RV64-PIC-NEXT: ld ra, 8(sp)
; RV64-PIC-NEXT: addi sp, sp, 16
; RV64-PIC-NEXT: ret
;
; NOPIC-LABEL: f2:
; NOPIC: # %bb.0: # %entry
; NOPIC-NEXT: lui a0, %tprel_hi(ld)
; NOPIC-NEXT: add a0, a0, tp, %tprel_add(ld)
; NOPIC-NEXT: addi a0, a0, %tprel_lo(ld)
; NOPIC-NEXT: ret
entry:
ret i32* @ld
}
; initialexec specified
define i32* @f3() nounwind {
; RV32-PIC-LABEL: f3:
; RV32-PIC: # %bb.0: # %entry
; RV32-PIC-NEXT: .LBB2_1: # %entry
; RV32-PIC-NEXT: # Label of block must be emitted
; RV32-PIC-NEXT: auipc a0, %tls_ie_pcrel_hi(ie)
; RV32-PIC-NEXT: lw a0, %pcrel_lo(.LBB2_1)(a0)
; RV32-PIC-NEXT: add a0, a0, tp
; RV32-PIC-NEXT: ret
;
; RV64-PIC-LABEL: f3:
; RV64-PIC: # %bb.0: # %entry
; RV64-PIC-NEXT: .LBB2_1: # %entry
; RV64-PIC-NEXT: # Label of block must be emitted
; RV64-PIC-NEXT: auipc a0, %tls_ie_pcrel_hi(ie)
; RV64-PIC-NEXT: ld a0, %pcrel_lo(.LBB2_1)(a0)
; RV64-PIC-NEXT: add a0, a0, tp
; RV64-PIC-NEXT: ret
;
; NOPIC-LABEL: f3:
; NOPIC: # %bb.0: # %entry
; NOPIC-NEXT: lui a0, %tprel_hi(ie)
; NOPIC-NEXT: add a0, a0, tp, %tprel_add(ie)
; NOPIC-NEXT: addi a0, a0, %tprel_lo(ie)
; NOPIC-NEXT: ret
entry:
ret i32* @ie
}
; localexec specified
define i32* @f4() nounwind {
; RV32-PIC-LABEL: f4:
; RV32-PIC: # %bb.0: # %entry
; RV32-PIC-NEXT: lui a0, %tprel_hi(le)
; RV32-PIC-NEXT: add a0, a0, tp, %tprel_add(le)
; RV32-PIC-NEXT: addi a0, a0, %tprel_lo(le)
; RV32-PIC-NEXT: ret
;
; RV64-PIC-LABEL: f4:
; RV64-PIC: # %bb.0: # %entry
; RV64-PIC-NEXT: lui a0, %tprel_hi(le)
; RV64-PIC-NEXT: add a0, a0, tp, %tprel_add(le)
; RV64-PIC-NEXT: addi a0, a0, %tprel_lo(le)
; RV64-PIC-NEXT: ret
;
; NOPIC-LABEL: f4:
; NOPIC: # %bb.0: # %entry
; NOPIC-NEXT: lui a0, %tprel_hi(le)
; NOPIC-NEXT: add a0, a0, tp, %tprel_add(le)
; NOPIC-NEXT: addi a0, a0, %tprel_lo(le)
; NOPIC-NEXT: ret
entry:
ret i32* @le
}
|