1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
| ; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -verify-machineinstrs < %s \
; RUN: | FileCheck %s -check-prefix=RV32I
; The stack size is 2048 and the SP adjustment will be split.
define i32 @SplitSP() nounwind {
; RV32I-LABEL: SplitSP:
; RV32I: # %bb.0: # %entry
; RV32I-NEXT: addi sp, sp, -2032
; RV32I-NEXT: sw ra, 2028(sp)
; RV32I-NEXT: addi sp, sp, -16
; RV32I-NEXT: addi a0, sp, 16
; RV32I-NEXT: call foo
; RV32I-NEXT: mv a0, zero
; RV32I-NEXT: addi sp, sp, 16
; RV32I-NEXT: lw ra, 2028(sp)
; RV32I-NEXT: addi sp, sp, 2032
; RV32I-NEXT: ret
entry:
%xx = alloca [2028 x i8], align 1
%0 = getelementptr inbounds [2028 x i8], [2028 x i8]* %xx, i32 0, i32 0
%call = call i32 @foo(i8* nonnull %0)
ret i32 0
}
; The stack size is 2032 and the SP adjustment will not be split.
define i32 @NoSplitSP() nounwind {
; RV32I-LABEL: NoSplitSP:
; RV32I: # %bb.0: # %entry
; RV32I-NEXT: addi sp, sp, -2032
; RV32I-NEXT: sw ra, 2028(sp)
; RV32I-NEXT: addi a0, sp, 4
; RV32I-NEXT: call foo
; RV32I-NEXT: mv a0, zero
; RV32I-NEXT: lw ra, 2028(sp)
; RV32I-NEXT: addi sp, sp, 2032
; RV32I-NEXT: ret
entry:
%xx = alloca [2024 x i8], align 1
%0 = getelementptr inbounds [2024 x i8], [2024 x i8]* %xx, i32 0, i32 0
%call = call i32 @foo(i8* nonnull %0)
ret i32 0
}
declare i32 @foo(i8*)
|