1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
| ; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mcpu=pwr7 -ppc-asm-full-reg-names -verify-machineinstrs \
; RUN: -mtriple=powerpc64-unknown-unknown < %s | FileCheck %s \
; RUN: -check-prefix=P7BE
; RUN: llc -mcpu=pwr8 -ppc-asm-full-reg-names -verify-machineinstrs \
; RUN: -mtriple=powerpc64le-unknown-unknown < %s | FileCheck %s \
; RUN: -check-prefix=P8LE
; RUN: llc -mcpu=pwr9 -ppc-asm-full-reg-names -verify-machineinstrs \
; RUN: -mtriple=powerpc64le-unknown-unknown < %s | FileCheck %s \
; RUN: -check-prefix=P9LE
; FIXME: P7BE for i128 looks wrong.
define <1 x i128> @One1i128() {
; P7BE-LABEL: One1i128:
; P7BE: # %bb.0: # %entry
; P7BE-NEXT: li r3, -1
; P7BE-NEXT: li r4, -1
; P7BE-NEXT: blr
;
; P8LE-LABEL: One1i128:
; P8LE: # %bb.0: # %entry
; P8LE-NEXT: xxleqv vs34, vs34, vs34
; P8LE-NEXT: blr
;
; P9LE-LABEL: One1i128:
; P9LE: # %bb.0: # %entry
; P9LE-NEXT: xxleqv vs34, vs34, vs34
; P9LE-NEXT: blr
entry:
ret <1 x i128> <i128 -1>
}
define <2 x i64> @One2i64() {
; P7BE-LABEL: One2i64:
; P7BE: # %bb.0: # %entry
; P7BE-NEXT: addis r3, r2, .LCPI1_0@toc@ha
; P7BE-NEXT: addi r3, r3, .LCPI1_0@toc@l
; P7BE-NEXT: lxvd2x vs34, 0, r3
; P7BE-NEXT: blr
;
; P8LE-LABEL: One2i64:
; P8LE: # %bb.0: # %entry
; P8LE-NEXT: xxleqv vs34, vs34, vs34
; P8LE-NEXT: blr
;
; P9LE-LABEL: One2i64:
; P9LE: # %bb.0: # %entry
; P9LE-NEXT: xxleqv vs34, vs34, vs34
; P9LE-NEXT: blr
entry:
ret <2 x i64> <i64 -1, i64 -1>
}
define <4 x i32> @One4i32() {
; P7BE-LABEL: One4i32:
; P7BE: # %bb.0: # %entry
; P7BE-NEXT: vspltisb v2, -1
; P7BE-NEXT: blr
;
; P8LE-LABEL: One4i32:
; P8LE: # %bb.0: # %entry
; P8LE-NEXT: xxleqv vs34, vs34, vs34
; P8LE-NEXT: blr
;
; P9LE-LABEL: One4i32:
; P9LE: # %bb.0: # %entry
; P9LE-NEXT: xxleqv vs34, vs34, vs34
; P9LE-NEXT: blr
entry:
ret <4 x i32> <i32 -1, i32 -1, i32 -1, i32 -1>
}
define <8 x i16> @One8i16() {
; P7BE-LABEL: One8i16:
; P7BE: # %bb.0: # %entry
; P7BE-NEXT: vspltisb v2, -1
; P7BE-NEXT: blr
;
; P8LE-LABEL: One8i16:
; P8LE: # %bb.0: # %entry
; P8LE-NEXT: xxleqv vs34, vs34, vs34
; P8LE-NEXT: blr
;
; P9LE-LABEL: One8i16:
; P9LE: # %bb.0: # %entry
; P9LE-NEXT: xxleqv vs34, vs34, vs34
; P9LE-NEXT: blr
entry:
ret <8 x i16> <i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1>
}
define <16 x i8> @One16i8() {
; P7BE-LABEL: One16i8:
; P7BE: # %bb.0: # %entry
; P7BE-NEXT: vspltisb v2, -1
; P7BE-NEXT: blr
;
; P8LE-LABEL: One16i8:
; P8LE: # %bb.0: # %entry
; P8LE-NEXT: xxleqv vs34, vs34, vs34
; P8LE-NEXT: blr
;
; P9LE-LABEL: One16i8:
; P9LE: # %bb.0: # %entry
; P9LE-NEXT: xxleqv vs34, vs34, vs34
; P9LE-NEXT: blr
entry:
ret <16 x i8> <i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1>
}
|