reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
    1
    2
    3
    4
    5
    6
    7
    8
    9
   10
   11
   12
   13
   14
   15
   16
   17
   18
   19
   20
   21
   22
   23
   24
   25
   26
   27
   28
   29
   30
   31
   32
   33
   34
   35
   36
   37
   38
   39
   40
   41
   42
   43
   44
   45
   46
   47
   48
   49
   50
   51
   52
   53
   54
   55
   56
   57
   58
   59
   60
   61
   62
   63
   64
   65
   66
   67
   68
   69
   70
   71
   72
   73
   74
   75
   76
   77
   78
   79
   80
   81
   82
   83
   84
   85
   86
   87
   88
   89
   90
   91
   92
   93
   94
   95
   96
   97
   98
   99
  100
  101
  102
  103
  104
  105
  106
  107
  108
  109
  110
  111
  112
  113
  114
  115
  116
  117
  118
  119
  120
  121
  122
  123
  124
  125
  126
  127
  128
  129
  130
  131
  132
  133
  134
  135
  136
  137
  138
  139
  140
  141
  142
  143
  144
  145
  146
  147
  148
  149
  150
  151
  152
  153
  154
  155
  156
  157
  158
  159
  160
; Test the MSA intrinsics that are encoded with the I10 instruction format.

; RUN: llc -march=mips -mattr=+msa,+fp64,+mips32r2 < %s | FileCheck %s
; RUN: llc -march=mipsel -mattr=+msa,+fp64,+mips32r2 < %s | FileCheck %s

@llvm_mips_bnz_b_ARG1 = global <16 x i8> <i8 0, i8 1, i8 2, i8 3, i8 4, i8 5, i8 6, i8 7, i8 8, i8 9, i8 10, i8 11, i8 12, i8 13, i8 14, i8 15>, align 16

define i32 @llvm_mips_bnz_b_test() nounwind {
entry:
  %0 = load <16 x i8>, <16 x i8>* @llvm_mips_bnz_b_ARG1
  %1 = tail call i32 @llvm.mips.bnz.b(<16 x i8> %0)
  %2 = icmp eq i32 %1, 0
  br i1 %2, label %true, label %false
true:
  ret i32 2
false:
  ret i32 3
}

declare i32 @llvm.mips.bnz.b(<16 x i8>) nounwind

; CHECK: llvm_mips_bnz_b_test:
; CHECK-DAG: ld.b [[R0:\$w[0-9]+]]
; CHECK-DAG: bnz.b [[R0]]
; CHECK: .size llvm_mips_bnz_b_test

@llvm_mips_bnz_h_ARG1 = global <8 x i16> <i16 0, i16 1, i16 2, i16 3, i16 4, i16 5, i16 6, i16 7>, align 16

define i32 @llvm_mips_bnz_h_test() nounwind {
entry:
  %0 = load <8 x i16>, <8 x i16>* @llvm_mips_bnz_h_ARG1
  %1 = tail call i32 @llvm.mips.bnz.h(<8 x i16> %0)
  %2 = icmp eq i32 %1, 0
  br i1 %2, label %true, label %false
true:
  ret i32 2
false:
  ret i32 3
}

declare i32 @llvm.mips.bnz.h(<8 x i16>) nounwind

; CHECK: llvm_mips_bnz_h_test:
; CHECK-DAG: ld.h [[R0:\$w[0-9]+]]
; CHECK-DAG: bnz.h [[R0]]
; CHECK: .size llvm_mips_bnz_h_test

@llvm_mips_bnz_w_ARG1 = global <4 x i32> <i32 0, i32 1, i32 2, i32 3>, align 16

define i32 @llvm_mips_bnz_w_test() nounwind {
entry:
  %0 = load <4 x i32>, <4 x i32>* @llvm_mips_bnz_w_ARG1
  %1 = tail call i32 @llvm.mips.bnz.w(<4 x i32> %0)
  %2 = icmp eq i32 %1, 0
  br i1 %2, label %true, label %false
true:
  ret i32 2
false:
  ret i32 3
}

declare i32 @llvm.mips.bnz.w(<4 x i32>) nounwind

; CHECK: llvm_mips_bnz_w_test:
; CHECK-DAG: ld.w [[R0:\$w[0-9]+]]
; CHECK-DAG: bnz.w [[R0]]
; CHECK: .size llvm_mips_bnz_w_test

@llvm_mips_bnz_d_ARG1 = global <2 x i64> <i64 0, i64 1>, align 16

define i32 @llvm_mips_bnz_d_test() nounwind {
entry:
  %0 = load <2 x i64>, <2 x i64>* @llvm_mips_bnz_d_ARG1
  %1 = tail call i32 @llvm.mips.bnz.d(<2 x i64> %0)
  %2 = icmp eq i32 %1, 0
  br i1 %2, label %true, label %false
true:
  ret i32 2
false:
  ret i32 3
}

declare i32 @llvm.mips.bnz.d(<2 x i64>) nounwind

; CHECK: llvm_mips_bnz_d_test:
; CHECK-DAG: ld.d [[R0:\$w[0-9]+]]
; CHECK-DAG: bnz.d [[R0]]
; CHECK: .size llvm_mips_bnz_d_test

@llvm_mips_ldi_b_RES1 = global <16 x i8> <i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0>, align 16
@llvm_mips_ldi_b_RES2 = global <16 x i8> <i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0>, align 16

define void @llvm_mips_ldi_b_test() nounwind {
entry:
  %0 = call <16 x i8> @llvm.mips.ldi.b(i32 3)
  store <16 x i8> %0, <16 x i8>* @llvm_mips_ldi_b_RES1
  %1 = call <16 x i8> @llvm.mips.ldi.b(i32 -3)
  store <16 x i8> %1, <16 x i8>* @llvm_mips_ldi_b_RES2
  ret void
}

declare <16 x i8> @llvm.mips.ldi.b(i32)

; CHECK-LABEL: llvm_mips_ldi_b_test
; CHECK-DAG: ldi.b {{\$w[0-9]}}, 3
; CHECK-DAG: ldi.b {{\$w[0-9]}}, -3

@llvm_mips_ldi_h_RES1 = global <8 x i16> <i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0>, align 16
@llvm_mips_ldi_h_RES2 = global <8 x i16> <i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0>, align 16

define void @llvm_mips_ldi_h_test() nounwind {
entry:
  %0 = call <8 x i16> @llvm.mips.ldi.h(i32 3)
  store <8 x i16> %0, <8 x i16>* @llvm_mips_ldi_h_RES1
  %1 = call <8 x i16> @llvm.mips.ldi.h(i32 -3)
  store <8 x i16> %1, <8 x i16>* @llvm_mips_ldi_h_RES2
  ret void
}

declare <8 x i16> @llvm.mips.ldi.h(i32)

; CHECK-LABEL: llvm_mips_ldi_h_test
; CHECK-DAG: ldi.h {{\$w[0-9]}}, 3
; CHECK-DAG: ldi.h {{\$w[0-9]}}, -3

@llvm_mips_ldi_w_RES1 = global <4 x i32> <i32 0, i32 0, i32 0, i32 0>, align 16
@llvm_mips_ldi_w_RES2 = global <4 x i32> <i32 0, i32 0, i32 0, i32 0>, align 16

define void @llvm_mips_ldi_w_test() nounwind {
entry:
  %0 = call <4 x i32> @llvm.mips.ldi.w(i32 3)
  store <4 x i32> %0, <4 x i32>* @llvm_mips_ldi_w_RES1
  %1 = call <4 x i32> @llvm.mips.ldi.w(i32 -3)
  store <4 x i32> %1, <4 x i32>* @llvm_mips_ldi_w_RES2
  ret void
}

declare <4 x i32> @llvm.mips.ldi.w(i32)

; CHECK-LABEL: llvm_mips_ldi_w_test
; CHECK-DAG: ldi.w {{\$w[0-9]}}, 3
; CHECK-DAG: ldi.w {{\$w[0-9]}}, -3

@llvm_mips_ldi_d_RES1 = global <2 x i64> <i64 0, i64 0>, align 16
@llvm_mips_ldi_d_RES2 = global <2 x i64> <i64 0, i64 0>, align 16

define void @llvm_mips_ldi_d_test() nounwind {
entry:
  %0 = call <2 x i64> @llvm.mips.ldi.d(i32 3)
  store <2 x i64> %0, <2 x i64>* @llvm_mips_ldi_d_RES1
  %1 = call <2 x i64> @llvm.mips.ldi.d(i32 -3)
  store <2 x i64> %1, <2 x i64>* @llvm_mips_ldi_d_RES2
  ret void
}

declare <2 x i64> @llvm.mips.ldi.d(i32)

; CHECK-LABEL: llvm_mips_ldi_d_test
; CHECK-DAG: ldi.d {{\$w[0-9]}}, 3
; CHECK-DAG: ldi.d {{\$w[0-9]}}, -3