reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
    1
    2
    3
    4
    5
    6
    7
    8
    9
   10
   11
   12
   13
   14
   15
   16
   17
   18
   19
   20
   21
   22
   23
   24
   25
   26
   27
   28
   29
   30
   31
   32
   33
   34
   35
   36
   37
   38
   39
   40
   41
   42
   43
   44
   45
   46
   47
   48
   49
   50
   51
   52
   53
   54
   55
   56
   57
   58
   59
   60
   61
   62
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -O0 -mtriple=mipsel-linux-gnu -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s -check-prefixes=MIPS32
--- |

  declare i32 @f(i32, i32, i32, i32, i32)
  define void @g(i32, i32, i32, i32, i32) {entry: ret void}

...
---
name:            g
alignment:       4
legalized:       true
regBankSelected: true
tracksRegLiveness: true
fixedStack:
  - { id: 0, offset: 16, size: 4, alignment: 8, stack-id: default, isImmutable: true }
body:             |
  bb.1.entry:
    liveins: $a0, $a1, $a2, $a3

    ; MIPS32-LABEL: name: g
    ; MIPS32: liveins: $a0, $a1, $a2, $a3
    ; MIPS32: [[COPY:%[0-9]+]]:gpr32 = COPY $a0
    ; MIPS32: [[COPY1:%[0-9]+]]:gpr32 = COPY $a1
    ; MIPS32: [[COPY2:%[0-9]+]]:gpr32 = COPY $a2
    ; MIPS32: [[COPY3:%[0-9]+]]:gpr32 = COPY $a3
    ; MIPS32: [[ADDiu:%[0-9]+]]:gpr32 = ADDiu %fixed-stack.0, 0
    ; MIPS32: [[LW:%[0-9]+]]:gpr32 = LW [[ADDiu]], 0 :: (load 4 from %fixed-stack.0, align 8)
    ; MIPS32: ADJCALLSTACKDOWN 24, 0, implicit-def $sp, implicit $sp
    ; MIPS32: $a0 = COPY [[COPY]]
    ; MIPS32: $a1 = COPY [[COPY1]]
    ; MIPS32: $a2 = COPY [[COPY2]]
    ; MIPS32: $a3 = COPY [[COPY3]]
    ; MIPS32: [[COPY4:%[0-9]+]]:gpr32 = COPY $sp
    ; MIPS32: SW [[LW]], [[COPY4]], 16 :: (store 4 into stack + 16)
    ; MIPS32: JAL @f, csr_o32, implicit-def $ra, implicit-def $sp, implicit $a0, implicit $a1, implicit $a2, implicit $a3, implicit-def $v0
    ; MIPS32: [[COPY5:%[0-9]+]]:gpr32 = COPY $v0
    ; MIPS32: ADJCALLSTACKUP 24, 0, implicit-def $sp, implicit $sp
    ; MIPS32: $v0 = COPY [[COPY5]]
    ; MIPS32: RetRA implicit $v0
    %0:gprb(s32) = COPY $a0
    %1:gprb(s32) = COPY $a1
    %2:gprb(s32) = COPY $a2
    %3:gprb(s32) = COPY $a3
    %5:gprb(p0) = G_FRAME_INDEX %fixed-stack.0
    %4:gprb(s32) = G_LOAD %5(p0) :: (load 4 from %fixed-stack.0, align 8)
    ADJCALLSTACKDOWN 24, 0, implicit-def $sp, implicit $sp
    $a0 = COPY %0(s32)
    $a1 = COPY %1(s32)
    $a2 = COPY %2(s32)
    $a3 = COPY %3(s32)
    %7:gprb(p0) = COPY $sp
    %8:gprb(s32) = G_CONSTANT i32 16
    %9:gprb(p0) = G_GEP %7, %8(s32)
    G_STORE %4(s32), %9(p0) :: (store 4 into stack + 16, align 4)
    JAL @f, csr_o32, implicit-def $ra, implicit-def $sp, implicit $a0, implicit $a1, implicit $a2, implicit $a3, implicit-def $v0
    %6:gprb(s32) = COPY $v0
    ADJCALLSTACKUP 24, 0, implicit-def $sp, implicit $sp
    $v0 = COPY %6(s32)
    RetRA implicit $v0

...