reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

    1
    2
    3
    4
    5
    6
    7
    8
    9
   10
   11
   12
   13
   14
   15
   16
   17
   18
   19
   20
   21
   22
   23
   24
   25
   26
   27

; RUN: llc -march=hexagon -O3 < %s
; REQUIRES: asserts

; Test that the compiler doesn't assert when attempting to
; generate a store absolute set insturction where the base
; register and destination register are same.

target triple = "hexagon-unknown--elf"

%s.0 = type { %s.1, %s.2 }
%s.1 = type { %s.1*, %s.1* }
%s.2 = type { %s.3 }
%s.3 = type { %s.4 }
%s.4 = type { %s.5, i32, i32, i8* }
%s.5 = type { i32 }

@g0 = external global %s.0, align 4

; Function Attrs: nounwind
define void @f0() #0 section ".init.text" {
b0:
  store %s.1* getelementptr inbounds (%s.0, %s.0* @g0, i32 0, i32 0), %s.1** getelementptr inbounds (%s.0, %s.0* @g0, i32 0, i32 0, i32 0), align 4
  store %s.1* getelementptr inbounds (%s.0, %s.0* @g0, i32 0, i32 0), %s.1** getelementptr inbounds (%s.0, %s.0* @g0, i32 0, i32 0, i32 1), align 4
  ret void
}

attributes #0 = { nounwind "target-cpu"="hexagonv55" }