reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

    1
    2
    3
    4
    5
    6
    7
    8
    9
   10
   11
   12
   13
   14
   15
   16
   17
   18
   19
   20
   21
   22
   23
   24
   25
   26
   27
   28
   29
   30
   31
   32
   33
   34
   35
   36
   37
   38
   39
   40
   41
   42
   43
   44
   45
   46
   47
   48
   49
   50
   51
   52
   53
   54
   55
   56
   57
   58
   59
   60
   61
   62
   63
   64
   65
   66
   67
   68
   69
   70
   71
   72
   73
   74
   75
   76
   77
   78
   79
   80
   81
   82
   83
   84
   85
   86
   87
   88
   89
   90
   91
   92
   93
   94
   95
   96
   97
   98
   99
  100
  101
  102
  103
  104
  105
  106
  107
  108
  109
  110
  111
  112
  113
  114
  115
  116
  117
  118
  119
  120
  121
  122
  123
  124
  125
  126

; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=fiji -O0 -amdgpu-ir-lower-kernel-arguments=0 -stop-after=irtranslator -global-isel %s -o - | FileCheck -check-prefix=HSA %s

; HSA-LABEL: name: default_kernel
; HSA: liveins:
; HSA-NEXT: - { reg: '$sgpr0_sgpr1_sgpr2_sgpr3', virtual-reg: '%0' }
; HSA-NEXT: - { reg: '$vgpr0', virtual-reg: '%1' }
; HSA-NEXT: - { reg: '$sgpr4', virtual-reg: '%2' }
; HSA-NEXT: - { reg: '$sgpr5', virtual-reg: '%3' }
; HSA-NEXT: frameInfo:
define amdgpu_kernel void @default_kernel() {
  ret void
}


; HSA-LABEL: name: workgroup_id_x{{$}}
; HSA: liveins:
; HSA-NEXT: - { reg: '$sgpr0_sgpr1_sgpr2_sgpr3', virtual-reg: '%0' }
; HSA-NEXT: - { reg: '$vgpr0', virtual-reg: '%1' }
; HSA-NEXT: - { reg: '$sgpr4', virtual-reg: '%2' }
; HSA-NEXT: - { reg: '$sgpr5', virtual-reg: '%3' }
; HSA-NEXT: frameInfo:
define amdgpu_kernel void @workgroup_id_x() {
  %id = call i32 @llvm.amdgcn.workgroup.id.x()
  store volatile i32 %id, i32 addrspace(1)* undef
  ret void
}

; HSA-LABEL: name: workgroup_id_y{{$}}
; HSA: liveins:
; HSA-NEXT: - { reg: '$sgpr0_sgpr1_sgpr2_sgpr3', virtual-reg: '%0' }
; HSA-NEXT: - { reg: '$vgpr0', virtual-reg: '%1' }
; HSA-NEXT: - { reg: '$sgpr4', virtual-reg: '%2' }
; HSA-NEXT: - { reg: '$sgpr5', virtual-reg: '%3' }
; HSA-NEXT: - { reg: '$sgpr6', virtual-reg: '%4' }
; HSA-NEXT: frameInfo:
define amdgpu_kernel void @workgroup_id_y() {
  %id = call i32 @llvm.amdgcn.workgroup.id.y()
  store volatile i32 %id, i32 addrspace(1)* undef
  ret void
}

; HSA-LABEL: name: workgroup_id_z{{$}}
; HSA: liveins:
; HSA-NEXT: - { reg: '$sgpr0_sgpr1_sgpr2_sgpr3', virtual-reg: '%0' }
; HSA-NEXT: - { reg: '$vgpr0', virtual-reg: '%1' }
; HSA-NEXT: - { reg: '$sgpr4', virtual-reg: '%2' }
; HSA-NEXT: - { reg: '$sgpr5', virtual-reg: '%3' }
; HSA-NEXT: - { reg: '$sgpr6', virtual-reg: '%4' }
; HSA-NEXT: frameInfo:
define amdgpu_kernel void @workgroup_id_z() {
  %id = call i32 @llvm.amdgcn.workgroup.id.z()
  store volatile i32 %id, i32 addrspace(1)* undef
  ret void
}

; HSA-LABEL: name: workgroup_id_xy{{$}}
; HSA: liveins:
; HSA-NEXT: - { reg: '$sgpr0_sgpr1_sgpr2_sgpr3', virtual-reg: '%0' }
; HSA-NEXT: - { reg: '$vgpr0', virtual-reg: '%1' }
; HSA-NEXT: - { reg: '$sgpr4', virtual-reg: '%2' }
; HSA-NEXT: - { reg: '$sgpr5', virtual-reg: '%3' }
; HSA-NEXT: - { reg: '$sgpr6', virtual-reg: '%4' }
; HSA-NEXT: frameInfo:
define amdgpu_kernel void @workgroup_id_xy() {
  %id0 = call i32 @llvm.amdgcn.workgroup.id.x()
  store volatile i32 %id0, i32 addrspace(1)* undef
  %id1 = call i32 @llvm.amdgcn.workgroup.id.y()
  store volatile i32 %id1, i32 addrspace(1)* undef
  ret void
}

; HSA-LABEL: name: workgroup_id_xyz{{$}}
; HSA: liveins:
; HSA-NEXT: - { reg: '$sgpr0_sgpr1_sgpr2_sgpr3', virtual-reg: '%0' }
; HSA-NEXT: - { reg: '$vgpr0', virtual-reg: '%1' }
; HSA-NEXT: - { reg: '$sgpr4', virtual-reg: '%2' }
; HSA-NEXT: - { reg: '$sgpr5', virtual-reg: '%3' }
; HSA-NEXT: - { reg: '$sgpr6', virtual-reg: '%4' }
; HSA-NEXT: frameInfo:
define amdgpu_kernel void @workgroup_id_xyz() {
  %id0 = call i32 @llvm.amdgcn.workgroup.id.x()
  store volatile i32 %id0, i32 addrspace(1)* undef
  %id1 = call i32 @llvm.amdgcn.workgroup.id.y()
  store volatile i32 %id1, i32 addrspace(1)* undef
  %id2 = call i32 @llvm.amdgcn.workgroup.id.y()
  store volatile i32 %id2, i32 addrspace(1)* undef
  ret void
}

; HSA-LABEL: name: workgroup_id_yz{{$}}
; HSA: liveins:
; HSA-NEXT: - { reg: '$sgpr0_sgpr1_sgpr2_sgpr3', virtual-reg: '%0' }
; HSA-NEXT: - { reg: '$vgpr0', virtual-reg: '%1' }
; HSA-NEXT: - { reg: '$sgpr4', virtual-reg: '%2' }
; HSA-NEXT: - { reg: '$sgpr5', virtual-reg: '%3' }
; HSA-NEXT: - { reg: '$sgpr6', virtual-reg: '%4' }
; HSA-NEXT: frameInfo:
define amdgpu_kernel void @workgroup_id_yz() {
  %id0 = call i32 @llvm.amdgcn.workgroup.id.x()
  store volatile i32 %id0, i32 addrspace(1)* undef
  %id1 = call i32 @llvm.amdgcn.workgroup.id.y()
  store volatile i32 %id1, i32 addrspace(1)* undef
  ret void
}

; HSA-LABEL: name: workgroup_id_xz{{$}}
; HSA: liveins:
; HSA-NEXT: - { reg: '$sgpr0_sgpr1_sgpr2_sgpr3', virtual-reg: '%0' }
; HSA-NEXT: - { reg: '$vgpr0', virtual-reg: '%1' }
; HSA-NEXT: - { reg: '$sgpr4', virtual-reg: '%2' }
; HSA-NEXT: - { reg: '$sgpr5', virtual-reg: '%3' }
; HSA-NEXT: - { reg: '$sgpr6', virtual-reg: '%4' }
; HSA-NEXT: frameInfo:
define amdgpu_kernel void @workgroup_id_xz() {
  %id0 = call i32 @llvm.amdgcn.workgroup.id.x()
  store volatile i32 %id0, i32 addrspace(1)* undef
  %id1 = call i32 @llvm.amdgcn.workgroup.id.z()
  store volatile i32 %id1, i32 addrspace(1)* undef
  ret void
}

declare i32 @llvm.amdgcn.workgroup.id.x() #0
declare i32 @llvm.amdgcn.workgroup.id.y() #0
declare i32 @llvm.amdgcn.workgroup.id.z() #0

attributes #0 = { nounwind readnone speculatable }