1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
| ; NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
; RUN: llc -mtriple aarch64 -O0 -stop-after=instruction-select -global-isel -verify-machineinstrs %s -o - 2>&1 | FileCheck %s
%dag = type { { { i8, { i8 } }, { { i8, { i8 } }, { i8 } } }, { { i8, { i8 } }, { i8 } } }
define void @test_const(%dag* %dst) {
; CHECK-LABEL: name: test_const
; CHECK: bb.1.entry:
; CHECK: liveins: $x0
; CHECK: [[COPY:%[0-9]+]]:gpr64sp = COPY $x0
; CHECK: [[MOVi32imm:%[0-9]+]]:gpr32 = MOVi32imm 10
; CHECK: [[MOVi32imm1:%[0-9]+]]:gpr32 = MOVi32imm 20
; CHECK: [[MOVi32imm2:%[0-9]+]]:gpr32 = MOVi32imm 50
; CHECK: STRBBui [[MOVi32imm]], [[COPY]], 0 :: (store 1 into %ir.dst)
; CHECK: STRBBui [[MOVi32imm1]], [[COPY]], 1 :: (store 1 into %ir.dst + 1)
; CHECK: STRBBui [[MOVi32imm]], [[COPY]], 2 :: (store 1 into %ir.dst + 2)
; CHECK: STRBBui [[MOVi32imm1]], [[COPY]], 3 :: (store 1 into %ir.dst + 3)
; CHECK: STRBBui [[MOVi32imm2]], [[COPY]], 4 :: (store 1 into %ir.dst + 4)
; CHECK: STRBBui [[MOVi32imm]], [[COPY]], 5 :: (store 1 into %ir.dst + 5)
; CHECK: STRBBui [[MOVi32imm1]], [[COPY]], 6 :: (store 1 into %ir.dst + 6)
; CHECK: STRBBui [[MOVi32imm1]], [[COPY]], 7 :: (store 1 into %ir.dst + 7)
; CHECK: STRBBui [[MOVi32imm]], [[COPY]], 0 :: (store 1 into %ir.dst)
; CHECK: STRBBui [[MOVi32imm1]], [[COPY]], 1 :: (store 1 into %ir.dst + 1)
; CHECK: STRBBui [[MOVi32imm]], [[COPY]], 2 :: (store 1 into %ir.dst + 2)
; CHECK: STRBBui [[MOVi32imm1]], [[COPY]], 3 :: (store 1 into %ir.dst + 3)
; CHECK: STRBBui [[MOVi32imm1]], [[COPY]], 4 :: (store 1 into %ir.dst + 4)
; CHECK: STRBBui [[MOVi32imm]], [[COPY]], 5 :: (store 1 into %ir.dst + 5)
; CHECK: STRBBui [[MOVi32imm1]], [[COPY]], 6 :: (store 1 into %ir.dst + 6)
; CHECK: STRBBui [[MOVi32imm1]], [[COPY]], 7 :: (store 1 into %ir.dst + 7)
; CHECK: RET_ReallyLR
entry:
%updated = insertvalue
; Check that we're visiting constants with shared parts
; (deduplicated via LLVMContext, forming a proper DAG) correctly:
%dag {
{ { i8, { i8 } }, { { i8, { i8 } }, { i8 } } } {
{ i8, { i8 } } {
i8 10,
{ i8 } { i8 20 }
},
{ { i8, { i8 } }, { i8 } } {
{ i8, { i8 } } {
i8 10,
{ i8 } { i8 20 }
},
{ i8 } { i8 20 }
}
},
{ { i8, { i8 } }, { i8 } } {
{ i8, { i8 } } {
i8 10,
{ i8 } { i8 20 }
},
{ i8 } { i8 20 }
}
},
{ { i8, { i8 } }, { i8 } } {
{ i8, { i8 } } {
i8 10,
{ i8 } { i8 20 }
},
{ i8 } { i8 50 }
},
0,
1
store %dag %updated, %dag* %dst
; 10, 20, 10, 20, 50, 10, 20, 20 sequence is expected
store
; Check that we didn't overwrite a previously seen constant
; while processing an insertvalue into it:
%dag {
{ { i8, { i8 } }, { { i8, { i8 } }, { i8 } } } {
{ i8, { i8 } } {
i8 10,
{ i8 } { i8 20 }
},
{ { i8, { i8 } }, { i8 } } {
{ i8, { i8 } } {
i8 10,
{ i8 } { i8 20 }
},
{ i8 } { i8 20 }
}
},
{ { i8, { i8 } }, { i8 } } {
{ i8, { i8 } } {
i8 10,
{ i8 } { i8 20 }
},
{ i8 } { i8 20 }
}
},
%dag* %dst
; 10, 20, 10, 20, 20, 10, 20, 20 sequence is expected
ret void
}
|