reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

lib/Target/X86/X86ISelLowering.cpp
17548   MVT EltVT = VT.getVectorElementType();
17549   unsigned NumElts = VT.getVectorNumElements();
17565   bool IsAllOnesElt = VT.isInteger() && llvm::isAllOnesConstant(N1);
17575     SDValue CstVector = IsZeroElt ? getZeroVector(VT, Subtarget, DAG, dl)
17576                                   : getOnesVector(VT, DAG, dl);
17577     return DAG.getVectorShuffle(VT, dl, N0, CstVector, BlendMask);
17582   if (VT.is256BitVector() || VT.is512BitVector()) {
17582   if (VT.is256BitVector() || VT.is512BitVector()) {
17585     if (VT.is256BitVector() && IdxVal == 0) {
17591         SDValue N1Vec = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, VT, N1);
17592         return DAG.getNode(X86ISD::BLENDI, dl, VT, N0, N1Vec,
17612   assert(VT.is128BitVector() && "Only 128-bit vector types should be left!");
17618     N1 = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, VT, N1);
17624   if (VT == MVT::v8i16 || (VT == MVT::v16i8 && Subtarget.hasSSE41())) {
17624   if (VT == MVT::v8i16 || (VT == MVT::v16i8 && Subtarget.hasSSE41())) {
17626     if (VT == MVT::v8i16) {
17630       assert(VT == MVT::v16i8 && "PINSRB requires v16i8 vector");
17639     return DAG.getNode(Opc, dl, VT, N0, N1, N2);
17663         return DAG.getNode(X86ISD::BLENDI, dl, VT, N0, N1,
17668       return DAG.getNode(X86ISD::INSERTPS, dl, VT, N0, N1,