|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
lib/Target/RISCV/RISCVExpandPseudoInsts.cpp 78 TII = static_cast<const RISCVInstrInfo *>(MF.getSubtarget().getInstrInfo());
381 doAtomicBinOpExpansion(TII, MI, DL, &MBB, LoopMBB, DoneMBB, BinOp, Width);
383 doMaskedAtomicBinOpExpansion(TII, MI, DL, &MBB, LoopMBB, DoneMBB, BinOp,
456 BuildMI(LoopHeadMBB, DL, TII->get(getLRForRMW32(Ordering)), DestReg)
458 BuildMI(LoopHeadMBB, DL, TII->get(RISCV::AND), Scratch2Reg)
461 BuildMI(LoopHeadMBB, DL, TII->get(RISCV::ADDI), Scratch1Reg)
469 insertSext(TII, DL, LoopHeadMBB, Scratch2Reg, MI.getOperand(6).getReg());
470 BuildMI(LoopHeadMBB, DL, TII->get(RISCV::BGE))
477 insertSext(TII, DL, LoopHeadMBB, Scratch2Reg, MI.getOperand(6).getReg());
478 BuildMI(LoopHeadMBB, DL, TII->get(RISCV::BGE))
485 BuildMI(LoopHeadMBB, DL, TII->get(RISCV::BGEU))
491 BuildMI(LoopHeadMBB, DL, TII->get(RISCV::BGEU))
502 insertMaskedMerge(TII, DL, LoopIfBodyMBB, Scratch1Reg, DestReg, IncrReg,
508 BuildMI(LoopTailMBB, DL, TII->get(getSCForRMW32(Ordering)), Scratch1Reg)
511 BuildMI(LoopTailMBB, DL, TII->get(RISCV::BNE))
564 BuildMI(LoopHeadMBB, DL, TII->get(getLRForRMW(Ordering, Width)), DestReg)
566 BuildMI(LoopHeadMBB, DL, TII->get(RISCV::BNE))
573 BuildMI(LoopTailMBB, DL, TII->get(getSCForRMW(Ordering, Width)), ScratchReg)
576 BuildMI(LoopTailMBB, DL, TII->get(RISCV::BNE))
586 BuildMI(LoopHeadMBB, DL, TII->get(getLRForRMW(Ordering, Width)), DestReg)
588 BuildMI(LoopHeadMBB, DL, TII->get(RISCV::AND), ScratchReg)
591 BuildMI(LoopHeadMBB, DL, TII->get(RISCV::BNE))
602 insertMaskedMerge(TII, DL, LoopTailMBB, ScratchReg, DestReg, NewValReg,
604 BuildMI(LoopTailMBB, DL, TII->get(getSCForRMW(Ordering, Width)), ScratchReg)
607 BuildMI(LoopTailMBB, DL, TII->get(RISCV::BNE))
643 BuildMI(NewMBB, DL, TII->get(RISCV::AUIPC), DestReg)
645 BuildMI(NewMBB, DL, TII->get(SecondOpcode), DestReg)