1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
| //===-- RISCVFixupKinds.h - RISCV Specific Fixup Entries --------*- C++ -*-===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
#ifndef LLVM_LIB_TARGET_RISCV_MCTARGETDESC_RISCVFIXUPKINDS_H
#define LLVM_LIB_TARGET_RISCV_MCTARGETDESC_RISCVFIXUPKINDS_H
#include "llvm/MC/MCFixup.h"
#undef RISCV
namespace llvm {
namespace RISCV {
enum Fixups {
// fixup_riscv_hi20 - 20-bit fixup corresponding to hi(foo) for
// instructions like lui
fixup_riscv_hi20 = FirstTargetFixupKind,
// fixup_riscv_lo12_i - 12-bit fixup corresponding to lo(foo) for
// instructions like addi
fixup_riscv_lo12_i,
// fixup_riscv_lo12_s - 12-bit fixup corresponding to lo(foo) for
// the S-type store instructions
fixup_riscv_lo12_s,
// fixup_riscv_pcrel_hi20 - 20-bit fixup corresponding to pcrel_hi(foo) for
// instructions like auipc
fixup_riscv_pcrel_hi20,
// fixup_riscv_pcrel_lo12_i - 12-bit fixup corresponding to pcrel_lo(foo) for
// instructions like addi
fixup_riscv_pcrel_lo12_i,
// fixup_riscv_pcrel_lo12_s - 12-bit fixup corresponding to pcrel_lo(foo) for
// the S-type store instructions
fixup_riscv_pcrel_lo12_s,
// fixup_riscv_got_hi20 - 20-bit fixup corresponding to got_pcrel_hi(foo) for
// instructions like auipc
fixup_riscv_got_hi20,
// fixup_riscv_tprel_hi20 - 20-bit fixup corresponding to tprel_hi(foo) for
// instructions like lui
fixup_riscv_tprel_hi20,
// fixup_riscv_tprel_lo12_i - 12-bit fixup corresponding to tprel_lo(foo) for
// instructions like addi
fixup_riscv_tprel_lo12_i,
// fixup_riscv_tprel_lo12_s - 12-bit fixup corresponding to tprel_lo(foo) for
// the S-type store instructions
fixup_riscv_tprel_lo12_s,
// fixup_riscv_tprel_add - A fixup corresponding to %tprel_add(foo) for the
// add_tls instruction. Used to provide a hint to the linker.
fixup_riscv_tprel_add,
// fixup_riscv_tls_got_hi20 - 20-bit fixup corresponding to
// tls_ie_pcrel_hi(foo) for instructions like auipc
fixup_riscv_tls_got_hi20,
// fixup_riscv_tls_gd_hi20 - 20-bit fixup corresponding to
// tls_gd_pcrel_hi(foo) for instructions like auipc
fixup_riscv_tls_gd_hi20,
// fixup_riscv_jal - 20-bit fixup for symbol references in the jal
// instruction
fixup_riscv_jal,
// fixup_riscv_branch - 12-bit fixup for symbol references in the branch
// instructions
fixup_riscv_branch,
// fixup_riscv_rvc_jump - 11-bit fixup for symbol references in the
// compressed jump instruction
fixup_riscv_rvc_jump,
// fixup_riscv_rvc_branch - 8-bit fixup for symbol references in the
// compressed branch instruction
fixup_riscv_rvc_branch,
// fixup_riscv_call - A fixup representing a call attached to the auipc
// instruction in a pair composed of adjacent auipc+jalr instructions.
fixup_riscv_call,
// fixup_riscv_call_plt - A fixup representing a procedure linkage table call
// attached to the auipc instruction in a pair composed of adjacent auipc+jalr
// instructions.
fixup_riscv_call_plt,
// fixup_riscv_relax - Used to generate an R_RISCV_RELAX relocation type,
// which indicates the linker may relax the instruction pair.
fixup_riscv_relax,
// fixup_riscv_align - Used to generate an R_RISCV_ALIGN relocation type,
// which indicates the linker should fixup the alignment after linker
// relaxation.
fixup_riscv_align,
// fixup_riscv_invalid - used as a sentinel and a marker, must be last fixup
fixup_riscv_invalid,
NumTargetFixupKinds = fixup_riscv_invalid - FirstTargetFixupKind
};
} // end namespace RISCV
} // end namespace llvm
#endif
|