|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
lib/Target/PowerPC/PPCISelLowering.cpp 7705 return LowerINT_TO_FPVector(Op, DAG, dl);
7719 Value = DAG.getNode(PPCISD::QBFLT, dl, MVT::v4f64, Value);
7721 SDValue FPHalfs = DAG.getConstantFP(0.5, dl, MVT::v4f64);
7723 Value = DAG.getNode(ISD::FMA, dl, MVT::v4f64, Value, FPHalfs, FPHalfs);
7726 Value = DAG.getNode(ISD::FP_ROUND, dl,
7728 DAG.getIntPtrConstant(1, dl));
7737 return DAG.getNode(ISD::SELECT, dl, Op.getValueType(), Op.getOperand(0),
7738 DAG.getConstantFP(1.0, dl, Op.getValueType()),
7739 DAG.getConstantFP(0.0, dl, Op.getValueType()));
7745 return LowerINT_TO_FPDirectMove(Op, DAG, dl);
7783 SDValue Round = DAG.getNode(ISD::AND, dl, MVT::i64,
7784 SINT, DAG.getConstant(2047, dl, MVT::i64));
7785 Round = DAG.getNode(ISD::ADD, dl, MVT::i64,
7786 Round, DAG.getConstant(2047, dl, MVT::i64));
7787 Round = DAG.getNode(ISD::OR, dl, MVT::i64, Round, SINT);
7788 Round = DAG.getNode(ISD::AND, dl, MVT::i64,
7789 Round, DAG.getConstant(-2048, dl, MVT::i64));
7799 SDValue Cond = DAG.getNode(ISD::SRA, dl, MVT::i64,
7800 SINT, DAG.getConstant(53, dl, MVT::i32));
7801 Cond = DAG.getNode(ISD::ADD, dl, MVT::i64,
7802 Cond, DAG.getConstant(1, dl, MVT::i64));
7803 Cond = DAG.getSetCC(dl, MVT::i32,
7804 Cond, DAG.getConstant(1, dl, MVT::i64), ISD::SETUGT);
7806 SINT = DAG.getNode(ISD::SELECT, dl, MVT::i64, Cond, Round, SINT);
7814 Bits = DAG.getLoad(MVT::f64, dl, RLI.Chain, RLI.Ptr, RLI.MPI,
7823 Bits = DAG.getMemIntrinsicNode(PPCISD::LFIWAX, dl,
7833 Bits = DAG.getMemIntrinsicNode(PPCISD::LFIWZX, dl,
7849 DAG.getStore(DAG.getEntryNode(), dl, SINT.getOperand(0), FIdx,
7868 dl, DAG.getVTList(MVT::f64, MVT::Other),
7871 Bits = DAG.getNode(ISD::BITCAST, dl, MVT::f64, SINT);
7873 SDValue FP = DAG.getNode(FCFOp, dl, FCFTy, Bits);
7876 FP = DAG.getNode(ISD::FP_ROUND, dl,
7877 MVT::f32, FP, DAG.getIntPtrConstant(0, dl));
7901 DAG.getStore(DAG.getEntryNode(), dl, Op.getOperand(0), FIdx,
7921 dl, DAG.getVTList(MVT::f64, MVT::Other),
7932 SDValue Ext64 = DAG.getNode(ISD::SIGN_EXTEND, dl, MVT::i64,
7937 DAG.getEntryNode(), dl, Ext64, FIdx,
7942 MVT::f64, dl, Store, FIdx,
7947 SDValue FP = DAG.getNode(FCFOp, dl, FCFTy, Ld);
7949 FP = DAG.getNode(ISD::FP_ROUND, dl, MVT::f32, FP,
7950 DAG.getIntPtrConstant(0, dl));