1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
| //===-- ARMSystemRegister.td - ARM Register defs -------------*- tablegen -*-===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
include "llvm/TableGen/SearchableTable.td"
//===----------------------------------------------------------------------===//
// Declarations that describe the ARM system-registers
//===----------------------------------------------------------------------===//
// M-Class System Registers.
// 'Mask' bits create unique keys for searches.
//
class MClassSysReg<bits<1> UniqMask1,
bits<1> UniqMask2,
bits<1> UniqMask3,
bits<12> Enc12,
string name> : SearchableTable {
let SearchableFields = ["Name", "M1Encoding12", "M2M3Encoding8", "Encoding"];
string Name;
bits<13> M1Encoding12;
bits<10> M2M3Encoding8;
bits<12> Encoding;
let Name = name;
let EnumValueField = "M1Encoding12";
let EnumValueField = "M2M3Encoding8";
let EnumValueField = "Encoding";
let M1Encoding12{12} = UniqMask1;
let M1Encoding12{11-00} = Enc12;
let Encoding = Enc12;
let M2M3Encoding8{9} = UniqMask2;
let M2M3Encoding8{8} = UniqMask3;
let M2M3Encoding8{7-0} = Enc12{7-0};
code Requires = [{ {} }];
}
// [|i|e|x]apsr_nzcvq has alias [|i|e|x]apsr.
// Mask1 Mask2 Mask3 Enc12, Name
let Requires = [{ {ARM::FeatureDSP} }] in {
def : MClassSysReg<0, 0, 0, 0x400, "apsr_g">;
def : MClassSysReg<0, 1, 1, 0xc00, "apsr_nzcvqg">;
def : MClassSysReg<0, 0, 0, 0x401, "iapsr_g">;
def : MClassSysReg<0, 1, 1, 0xc01, "iapsr_nzcvqg">;
def : MClassSysReg<0, 0, 0, 0x402, "eapsr_g">;
def : MClassSysReg<0, 1, 1, 0xc02, "eapsr_nzcvqg">;
def : MClassSysReg<0, 0, 0, 0x403, "xpsr_g">;
def : MClassSysReg<0, 1, 1, 0xc03, "xpsr_nzcvqg">;
}
def : MClassSysReg<0, 0, 1, 0x800, "apsr">;
def : MClassSysReg<1, 1, 0, 0x800, "apsr_nzcvq">;
def : MClassSysReg<0, 0, 1, 0x801, "iapsr">;
def : MClassSysReg<1, 1, 0, 0x801, "iapsr_nzcvq">;
def : MClassSysReg<0, 0, 1, 0x802, "eapsr">;
def : MClassSysReg<1, 1, 0, 0x802, "eapsr_nzcvq">;
def : MClassSysReg<0, 0, 1, 0x803, "xpsr">;
def : MClassSysReg<1, 1, 0, 0x803, "xpsr_nzcvq">;
def : MClassSysReg<0, 0, 1, 0x805, "ipsr">;
def : MClassSysReg<0, 0, 1, 0x806, "epsr">;
def : MClassSysReg<0, 0, 1, 0x807, "iepsr">;
def : MClassSysReg<0, 0, 1, 0x808, "msp">;
def : MClassSysReg<0, 0, 1, 0x809, "psp">;
let Requires = [{ {ARM::HasV8MBaselineOps} }] in {
def : MClassSysReg<0, 0, 1, 0x80a, "msplim">;
def : MClassSysReg<0, 0, 1, 0x80b, "psplim">;
}
def : MClassSysReg<0, 0, 1, 0x810, "primask">;
let Requires = [{ {ARM::HasV7Ops} }] in {
def : MClassSysReg<0, 0, 1, 0x811, "basepri">;
def : MClassSysReg<0, 0, 1, 0x812, "basepri_max">;
def : MClassSysReg<0, 0, 1, 0x813, "faultmask">;
}
def : MClassSysReg<0, 0, 1, 0x814, "control">;
let Requires = [{ {ARM::Feature8MSecExt} }] in {
def : MClassSysReg<0, 0, 1, 0x888, "msp_ns">;
def : MClassSysReg<0, 0, 1, 0x889, "psp_ns">;
}
let Requires = [{ {ARM::Feature8MSecExt, ARM::HasV8MBaselineOps} }] in {
def : MClassSysReg<0, 0, 1, 0x88a, "msplim_ns">;
def : MClassSysReg<0, 0, 1, 0x88b, "psplim_ns">;
}
def : MClassSysReg<0, 0, 1, 0x890, "primask_ns">;
let Requires = [{ {ARM::Feature8MSecExt, ARM::HasV7Ops} }] in {
def : MClassSysReg<0, 0, 1, 0x891, "basepri_ns">;
def : MClassSysReg<0, 0, 1, 0x893, "faultmask_ns">;
}
let Requires = [{ {ARM::Feature8MSecExt} }] in {
def : MClassSysReg<0, 0, 1, 0x894, "control_ns">;
def : MClassSysReg<0, 0, 1, 0x898, "sp_ns">;
}
// Banked Registers
//
class BankedReg<string name, bits<8> enc>
: SearchableTable {
string Name;
bits<8> Encoding;
let Name = name;
let Encoding = enc;
let SearchableFields = ["Name", "Encoding"];
}
// The values here come from B9.2.3 of the ARM ARM, where bits 4-0 are SysM
// and bit 5 is R.
def : BankedReg<"r8_usr", 0x00>;
def : BankedReg<"r9_usr", 0x01>;
def : BankedReg<"r10_usr", 0x02>;
def : BankedReg<"r11_usr", 0x03>;
def : BankedReg<"r12_usr", 0x04>;
def : BankedReg<"sp_usr", 0x05>;
def : BankedReg<"lr_usr", 0x06>;
def : BankedReg<"r8_fiq", 0x08>;
def : BankedReg<"r9_fiq", 0x09>;
def : BankedReg<"r10_fiq", 0x0a>;
def : BankedReg<"r11_fiq", 0x0b>;
def : BankedReg<"r12_fiq", 0x0c>;
def : BankedReg<"sp_fiq", 0x0d>;
def : BankedReg<"lr_fiq", 0x0e>;
def : BankedReg<"lr_irq", 0x10>;
def : BankedReg<"sp_irq", 0x11>;
def : BankedReg<"lr_svc", 0x12>;
def : BankedReg<"sp_svc", 0x13>;
def : BankedReg<"lr_abt", 0x14>;
def : BankedReg<"sp_abt", 0x15>;
def : BankedReg<"lr_und", 0x16>;
def : BankedReg<"sp_und", 0x17>;
def : BankedReg<"lr_mon", 0x1c>;
def : BankedReg<"sp_mon", 0x1d>;
def : BankedReg<"elr_hyp", 0x1e>;
def : BankedReg<"sp_hyp", 0x1f>;
def : BankedReg<"spsr_fiq", 0x2e>;
def : BankedReg<"spsr_irq", 0x30>;
def : BankedReg<"spsr_svc", 0x32>;
def : BankedReg<"spsr_abt", 0x34>;
def : BankedReg<"spsr_und", 0x36>;
def : BankedReg<"spsr_mon", 0x3c>;
def : BankedReg<"spsr_hyp", 0x3e>;
|