|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp 622 const SIRegisterInfo &TRI = TII->getRegisterInfo();
lib/Target/AMDGPU/AMDGPUSubtarget.h 417 return &InstrInfo.getRegisterInfo();
lib/Target/AMDGPU/GCNHazardRecognizer.cpp 46 TRI(TII.getRegisterInfo()),
lib/Target/AMDGPU/SIFoldOperands.cpp 411 !TII->getRegisterInfo().isVGPR(MRI, OtherOp.getReg()))
1009 const SIRegisterInfo &TRI = TII->getRegisterInfo();
1449 TRI = &TII->getRegisterInfo();
lib/Target/AMDGPU/SIFrameLowering.cpp 191 const SIRegisterInfo* TRI = &TII->getRegisterInfo();
406 const SIRegisterInfo *TRI = &TII->getRegisterInfo();
539 const SIRegisterInfo *TRI = &TII->getRegisterInfo();
694 const SIRegisterInfo &TRI = TII->getRegisterInfo();
881 const SIRegisterInfo &TRI = TII->getRegisterInfo();
lib/Target/AMDGPU/SIISelLowering.cpp 3347 if (!TII->getRegisterInfo().isSGPRClass(IdxRC))
3393 const SIRegisterInfo &TRI = TII->getRegisterInfo();
3484 const SIRegisterInfo &TRI = TII->getRegisterInfo();
3813 unsigned ReturnAddrReg = TII->getRegisterInfo().getReturnAddressReg(*MF);
10835 const SIRegisterInfo &TRI = ST.getInstrInfo()->getRegisterInfo();
lib/Target/AMDGPU/SIInsertSkips.cpp 432 TRI = &TII->getRegisterInfo();
lib/Target/AMDGPU/SIInsertWaitcnts.cpp 1447 TRI = &TII->getRegisterInfo();
lib/Target/AMDGPU/SILoadStoreOptimizer.cpp 1838 TRI = &TII->getRegisterInfo();
lib/Target/AMDGPU/SILowerControlFlow.cpp 497 TRI = &TII->getRegisterInfo();
lib/Target/AMDGPU/SILowerI1Copies.cpp 104 return TII->getRegisterInfo().isSGPRReg(*MRI, Reg) &&
105 TII->getRegisterInfo().getRegSizeInBits(Reg, *MRI) ==
521 assert(isVRegCompatibleReg(TII->getRegisterInfo(), *MRI, DstReg));
702 assert(TII->getRegisterInfo().getRegSizeInBits(SrcReg, *MRI) == 32);
lib/Target/AMDGPU/SILowerSGPRSpills.cpp 233 TRI = &TII->getRegisterInfo();
lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp 169 TRI = &TII->getRegisterInfo();
lib/Target/AMDGPU/SIShrinkInstructions.cpp 229 const SIRegisterInfo &TRI = TII->getRegisterInfo();
471 const SIRegisterInfo &TRI = TII->getRegisterInfo();
lib/Target/AMDGPU/SIWholeQuadMode.cpp 886 TRI = &TII->getRegisterInfo();