reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

gen/lib/Target/AArch64/AArch64GenDAGISel.inc
92885 /*211367*/  /*SwitchOpcode*/ 77|128,6/*845*/, TARGET_VAL(AArch64ISD::CSEL),// ->212216
lib/Target/AArch64/AArch64ISelLowering.cpp
 1058   case AArch64ISD::CSEL: {
 1191   case AArch64ISD::CSEL:              return "AArch64ISD::CSEL";
 2255     return DAG.getNode(AArch64ISD::CSEL, dl, Op.getValueType(), TVal, FVal,
 2305     return DAG.getNode(AArch64ISD::CSEL, dl, Sel.getValueType(), FVal, TVal,
 2367   Overflow = DAG.getNode(AArch64ISD::CSEL, dl, MVT::i32, FVal, TVal,
 4979     return DAG.getNode(AArch64ISD::CSEL, dl, VT, FVal, TVal, CCVal, Cmp);
 4999     return DAG.getNode(AArch64ISD::CSEL, dl, VT, FVal, TVal, CC1Val, Cmp);
 5009         DAG.getNode(AArch64ISD::CSEL, dl, VT, TVal, FVal, CC1Val, Cmp);
 5012     return DAG.getNode(AArch64ISD::CSEL, dl, VT, TVal, CS1, CC2Val, Cmp);
 5044     unsigned Opcode = AArch64ISD::CSEL;
 5119       if (Opcode != AArch64ISD::CSEL) {
 5132     if (Opcode == AArch64ISD::CSEL && RHSVal && !RHSVal->isOne() &&
 5191   SDValue CS1 = DAG.getNode(AArch64ISD::CSEL, dl, VT, TVal, FVal, CC1Val, Cmp);
 5197     return DAG.getNode(AArch64ISD::CSEL, dl, VT, TVal, CS1, CC2Val, Cmp);
 5234     return DAG.getNode(AArch64ISD::CSEL, DL, Op.getValueType(), TVal, FVal,
 5618       DAG.getNode(AArch64ISD::CSEL, dl, VT, DAG.getConstant(0, dl, MVT::i64),
 5632   SDValue Lo = DAG.getNode(AArch64ISD::CSEL, dl, VT, LoForBigShift,
 5643   SDValue Hi = DAG.getNode(AArch64ISD::CSEL, dl, VT, HiForBigShift,
 5673       DAG.getNode(AArch64ISD::CSEL, dl, VT, DAG.getConstant(0, dl, MVT::i64),
 5687   SDValue Hi = DAG.getNode(AArch64ISD::CSEL, dl, VT, HiForBigShift,
 5694   SDValue Lo = DAG.getNode(AArch64ISD::CSEL, dl, VT, LoForBigShift,
 9313         return DAG.getNode(AArch64ISD::CSEL, DL, VT, N0.getOperand(0), Neg,
 9356   SDValue CSel = DAG.getNode(AArch64ISD::CSEL, DL, VT, Add, N0, CCVal, Cmp);
10203   if (Op.getOpcode() != AArch64ISD::CSEL)
10282   return DAG.getNode(AArch64ISD::CSEL, dl, VT, RHS, LHS, CCVal, Cmp);
11768   case AArch64ISD::CSEL: