reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

lib/Target/AArch64/AArch64ISelLowering.cpp
 4694   if (LHS.getValueType() == MVT::f128) {
 4695     softenSetCCOperands(DAG, MVT::f128, LHS, RHS, CC, dl, LHS, RHS);
 4695     softenSetCCOperands(DAG, MVT::f128, LHS, RHS, CC, dl, LHS, RHS);
 4700       RHS = DAG.getConstant(0, dl, LHS.getValueType());
 4707   if (isOverflowIntrOpRes(LHS) && isOneConstant(RHS) &&
 4710     if (!DAG.getTargetLoweringInfo().isTypeLegal(LHS->getValueType(0)))
 4716     std::tie(Value, Overflow) = getAArch64XALUOOp(OFCC, LHS.getValue(0), DAG);
 4726   if (LHS.getValueType().isInteger()) {
 4727     assert((LHS.getValueType() == RHS.getValueType()) &&
 4728            (LHS.getValueType() == MVT::i32 || LHS.getValueType() == MVT::i64));
 4728            (LHS.getValueType() == MVT::i32 || LHS.getValueType() == MVT::i64));
 4739         if (LHS.getOpcode() == ISD::AND &&
 4740             isa<ConstantSDNode>(LHS.getOperand(1)) &&
 4741             isPowerOf2_64(LHS.getConstantOperandVal(1))) {
 4742           SDValue Test = LHS.getOperand(0);
 4743           uint64_t Mask = LHS.getConstantOperandVal(1);
 4749         return DAG.getNode(AArch64ISD::CBZ, dl, MVT::Other, Chain, LHS, Dest);
 4755         if (LHS.getOpcode() == ISD::AND &&
 4756             isa<ConstantSDNode>(LHS.getOperand(1)) &&
 4757             isPowerOf2_64(LHS.getConstantOperandVal(1))) {
 4758           SDValue Test = LHS.getOperand(0);
 4759           uint64_t Mask = LHS.getConstantOperandVal(1);
 4765         return DAG.getNode(AArch64ISD::CBNZ, dl, MVT::Other, Chain, LHS, Dest);
 4766       } else if (CC == ISD::SETLT && LHS.getOpcode() != ISD::AND) {
 4770         uint64_t Mask = LHS.getValueSizeInBits() - 1;
 4771         return DAG.getNode(AArch64ISD::TBNZ, dl, MVT::Other, Chain, LHS,
 4776         LHS.getOpcode() != ISD::AND && ProduceNonFlagSettingCondBr) {
 4780       uint64_t Mask = LHS.getValueSizeInBits() - 1;
 4781       return DAG.getNode(AArch64ISD::TBZ, dl, MVT::Other, Chain, LHS,
 4786     SDValue Cmp = getAArch64Cmp(LHS, RHS, CC, CCVal, DAG, dl);
 4791   assert(LHS.getValueType() == MVT::f16 || LHS.getValueType() == MVT::f32 ||
 4791   assert(LHS.getValueType() == MVT::f16 || LHS.getValueType() == MVT::f32 ||
 4792          LHS.getValueType() == MVT::f64);
 4796   SDValue Cmp = emitComparison(LHS, RHS, CC, dl, DAG);