|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
Declarations
include/llvm/CodeGen/SelectionDAG.h 812 SDValue getSExtOrTrunc(SDValue Op, const SDLoc &DL, EVT VT);
References
lib/CodeGen/SelectionDAG/DAGCombiner.cpp 7670 return DAG.getSExtOrTrunc(Add, DL, VT);
9574 return DAG.getSExtOrTrunc(VsetCC, DL, VT);
9906 return DAG.getNode(ISD::AND, DL, VT, DAG.getSExtOrTrunc(VsetCC, DL, VT),
16821 return DAG.getSExtOrTrunc(InOp, DL, ScalarVT);
16915 InOp = DAG.getSExtOrTrunc(InOp, DL, ScalarVT);
18562 : DAG.getSExtOrTrunc(Op, SDLoc(SVN), SVT);
lib/CodeGen/SelectionDAG/LegalizeDAG.cpp 2690 SDValue CfaArg = DAG.getSExtOrTrunc(Node->getOperand(0), dl,
lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp 846 return DAG.getSExtOrTrunc(SetCC, dl, NVT);
2208 OVF = DAG.getSExtOrTrunc(OVF, dl, NVT);
lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp 737 Lo = DAG.getSExtOrTrunc(Lo, dl, DstEltVT);
lib/CodeGen/SelectionDAG/SelectionDAG.cpp 4254 : DAG.getSExtOrTrunc(Op, DL, SVT);
5282 return getSExtOrTrunc(N1.getOperand(1), DL, VT);
lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp 3522 SDValue InIdx = DAG.getSExtOrTrunc(getValue(I.getOperand(2)), getCurSDLoc(),
3532 SDValue InIdx = DAG.getSExtOrTrunc(getValue(I.getOperand(1)), getCurSDLoc(),
3900 OffsVal = DAG.getSExtOrTrunc(OffsVal, dl, N.getValueType());
3916 IdxN = DAG.getSExtOrTrunc(IdxN, dl, N.getValueType());
7249 Value = DAG.getSExtOrTrunc(Value, getCurSDLoc(), VT);
7402 Size = DAG.getSExtOrTrunc(Size, sdl, Dst.getValueType());
lib/CodeGen/SelectionDAG/TargetLowering.cpp 5921 Sign = DAG.getSExtOrTrunc(Sign, dl, DstVT);
6935 SDValue OverflowMask = DAG.getSExtOrTrunc(Overflow, dl, VT);
6943 SDValue OverflowMask = DAG.getSExtOrTrunc(Overflow, dl, VT);
lib/Target/AArch64/AArch64ISelLowering.cpp 8158 return DAG.getSExtOrTrunc(Cmp, dl, Op.getValueType());
8201 Cmp = DAG.getSExtOrTrunc(Cmp, dl, Op.getValueType());
lib/Target/AMDGPU/AMDGPUISelLowering.cpp 2471 return DAG.getSelect(SL, MVT::f32, DAG.getSExtOrTrunc(S, SL, SetCCVT), RNeg, R);
3309 N0 = DAG.getSExtOrTrunc(N0, DL, MVT::i32);
3310 N1 = DAG.getSExtOrTrunc(N1, DL, MVT::i32);
3318 return DAG.getSExtOrTrunc(Mul, DL, VT);
3337 N0 = DAG.getSExtOrTrunc(N0, DL, MVT::i32);
3338 N1 = DAG.getSExtOrTrunc(N1, DL, MVT::i32);
3342 return DAG.getSExtOrTrunc(Mulhi, DL, VT);
lib/Target/AMDGPU/SIISelLowering.cpp 1450 Val = DAG.getSExtOrTrunc(Val, SL, VT);
7868 DAG.getSExtOrTrunc(Store->getValue(), DL, MVT::i32),
9509 MulLHS = DAG.getSExtOrTrunc(MulLHS, SL, MVT::i32);
9510 MulRHS = DAG.getSExtOrTrunc(MulRHS, SL, MVT::i32);
9511 AddRHS = DAG.getSExtOrTrunc(AddRHS, SL, MVT::i64);
lib/Target/ARM/ARMISelLowering.cpp 4536 DAG.getSExtOrTrunc(Op->getOperand(0), dl, MVT::i32),
4537 DAG.getSExtOrTrunc(Op->getOperand(1), dl, MVT::i32));
6202 Merged = DAG.getSExtOrTrunc(Merged, dl, VT);
6328 Result = DAG.getSExtOrTrunc(Result, dl, VT);
lib/Target/Hexagon/HexagonISelLowering.cpp 824 DAG.getSExtOrTrunc(LHS, SDLoc(LHS), WideTy),
825 DAG.getSExtOrTrunc(RHS, SDLoc(RHS), WideTy), CC);
862 DAG.getSExtOrTrunc(LHS, SDLoc(LHS), MVT::i32),
863 DAG.getSExtOrTrunc(RHS, SDLoc(RHS), MVT::i32), CC);
882 return DAG.getSExtOrTrunc(
884 DAG.getSExtOrTrunc(Op1, dl, WideTy),
885 DAG.getSExtOrTrunc(Op2, dl, WideTy)),
lib/Target/Hexagon/HexagonISelLoweringHVX.cpp 1078 Elems[i] = DAG.getSExtOrTrunc(V, dl, NTy);
lib/Target/PowerPC/PPCISelLowering.cpp12469 DAG.getSExtOrTrunc(InSrc, dl, N->getValueType(0)));
12533 Ops[C+i] = DAG.getSExtOrTrunc(Ops[C+i], dl, N->getValueType(0));
lib/Target/X86/X86ISelLowering.cpp17249 Cond = DAG.getSExtOrTrunc(Cond, dl, NewCondVT);
25340 LoOp = DAG.getSExtOrTrunc(LoOp, dl, MVT::i16);
25341 HiOp = DAG.getSExtOrTrunc(HiOp, dl, MVT::i16);
26016 R = Opc == ISD::SRA ? DAG.getSExtOrTrunc(R, dl, ExVT)
26794 SDValue V = DAG.getSExtOrTrunc(Src, DL, SExtVT);
42397 Vec = DAG.getSExtOrTrunc(Vec, DL, VT);
43038 Index = DAG.getSExtOrTrunc(Index, DL, IndexVT);